欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90220 参数 Datasheet PDF下载

MT90220图片预览
型号: MT90220
PDF下载: 下载PDF文件 查看货源
内容描述: 八IMA / UNI PHY设备 [Octal IMA/UNI PHY Device]
分类和应用:
文件页数/大小: 116 页 / 305 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90220的Datasheet PDF文件第81页浏览型号MT90220的Datasheet PDF文件第82页浏览型号MT90220的Datasheet PDF文件第83页浏览型号MT90220的Datasheet PDF文件第84页浏览型号MT90220的Datasheet PDF文件第86页浏览型号MT90220的Datasheet PDF文件第87页浏览型号MT90220的Datasheet PDF文件第88页浏览型号MT90220的Datasheet PDF文件第89页  
MT90220  
Address (Hex):  
Direct access  
register operation  
Reset Value (Hex):  
208 - 20F  
1 register per link. The RxClk and TxClk signals must be active for correct  
00  
Bit #  
Type  
Description  
7:5  
4
R
Unused. Should read 0’s.  
R/W  
This bit is set when the RX UTOPIA FIFO associated with a Link in UNI mode overflows.  
This bit is cleared by writing 0.  
3
2
1
0
R/W  
R/W  
R/W  
R/W  
This bit is set when the UTOPIA Input counter for all cells (or all Stuff cells event)  
associated with a link used in UNI mode overflows. This bit is cleared by writing 0.  
This bit is set when the UTOPIA Input counter for Idle Cells associated with a link used in  
UNI mode overflows. This bit is cleared by writing 0.  
This bit is set when the UTOPIA Input counter for Unassigned Cells associated with a link  
used in UNI mode overflows. This bit is cleared by writing 0.  
This bit is set when the UTOPIA Input counter for HEC Errored Cells associated with a  
link used in UNI mode overflows. This bit is cleared by writing 0.  
Table 102 - IRQ UTOPIA UNI Overflow Status Registers  
Address (Hex):  
Direct access  
register operation  
Reset Value (Hex):  
22A - 231  
1 register per link. The RxClk and TxClk signals must be active for correct  
00  
Bit #  
Type  
Description  
7
R/W  
This bit is set when the TX PCM Link counter for all cells associated with a link used in  
overflows.  
6
5
4
3
2
1
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
This bit is set when the TX PCM Link counter for Idle or Filler Cells associated with a link  
overflows.  
This bit is set when the TX PCM Link counter for TX Stuff Cells associated with a link  
overflows.  
This bit is set when the TX PCM Link counter for TX ICP Cells associated with a link  
overflows.  
This bit is set when the RX PCM Link counter for all cells (or all Stuff cells event)  
associated with a link overflows.  
This bit is set when the RX PCM Link counter for Idle or Filler Cells associated with a link  
overflows.  
This bit is set when the RX PCM Link counter for HEC Errored Cells associated with a link  
overflows.  
This bit is set when the RX PCM Link counter for bad ICP Cells associated with a link  
overflows.  
Table 103 - IRQ Link UNI Overflow Status Registers  
77  
 复制成功!