欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第162页浏览型号N25Q128A11B1241F的Datasheet PDF文件第163页浏览型号N25Q128A11B1241F的Datasheet PDF文件第164页浏览型号N25Q128A11B1241F的Datasheet PDF文件第165页浏览型号N25Q128A11B1241F的Datasheet PDF文件第167页浏览型号N25Q128A11B1241F的Datasheet PDF文件第168页浏览型号N25Q128A11B1241F的Datasheet PDF文件第169页浏览型号N25Q128A11B1241F的Datasheet PDF文件第170页  
XIP Operations  
N25Q128 - 1.8 V  
10.4  
XIP Memory reset after a controller reset  
If during the application life the system controller is reset during operation, and the device  
features the RESET functionality (in devices with a dedicated part number), and the feature  
has not been disabled, after the controller resets, the memory returns to POR state and  
there is no issue. See Section 16: Ordering information.  
In all the other cases, it is possible to exit the memory from the XIP mode by sending the  
following rescue sequence at the first chip selection after a system reset:  
DQ0= '1' for:  
7 clock cycles within S low (S becomes high before 8th clock cycle)  
+ 13 clock cycles within S low (S becomes high before 14th clock cycle)  
+ 25 clock cycles within S low (S becomes high before 26th clock cycle)  
The global effect is only to exit from XIP without any other reset.  
166/185  
 复制成功!