欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第117页浏览型号N25Q128A11B1241F的Datasheet PDF文件第118页浏览型号N25Q128A11B1241F的Datasheet PDF文件第119页浏览型号N25Q128A11B1241F的Datasheet PDF文件第120页浏览型号N25Q128A11B1241F的Datasheet PDF文件第122页浏览型号N25Q128A11B1241F的Datasheet PDF文件第123页浏览型号N25Q128A11B1241F的Datasheet PDF文件第124页浏览型号N25Q128A11B1241F的Datasheet PDF文件第125页  
N25Q128 - 1.8 V  
Instructions  
9.2.9  
Sector Erase (SE)  
The Sector Erase (SE) instruction sets to '1' (FFh) all bits inside the chosen sector. Before it  
can be accepted, a Write Enable (WREN) instruction must previously have been executed.  
Apart form the parallelizing of the instruction code and the address on the two pins DQ0 and  
DQ1, the instruction functionality is exactly the same as the Sector Erase (SE) instruction of  
the Extended SPI protocol, please refer to Section 9.1.18: Sector Erase (SE) for further  
details.  
Figure 54. Sector Erase instruction sequence DIO-SPI  
S
C
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15  
24-Bit Address  
14 12 10 8  
Instruction  
6
7
4
5
2
3
0
1
22 20 18 16  
23 21 19 17  
DQ0  
DQ1  
15 13 11 9  
Dual_Sector_Erase  
9.2.10  
Bulk Erase (BE)  
The Bulk Erase (BE) instruction sets all bits to '1' (FFh). Before it can be accepted, a Write  
Enable (WREN) instruction must previously have been executed.  
Apart form the parallelizing of the instruction code on the two pins DQ0 and DQ1, the  
instruction functionality is exactly the same as the Bulk Erase (BE) instruction of the  
Extended SPI protocol, please refer to Section 9.1.19: Bulk Erase (BE) for further details.  
121/185  
 复制成功!