256Mb: x4, x8, x16 SDRAM
WRITE Operation
Figure 36: Terminating a WRITE Burst
T0
T1
T2
CLK
BURST
TERMINATE
NEXT
COMMAND
WRITE
Command
Address
DQ
Bank,
Col n
Address
Data
DIN
Transitioning data
1. DQM is LOW.
Don’t Care
Note:
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. R 10/12 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
63
© 1999 Micron Technology, Inc. All rights reserved.