欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT47H128M8HV-187EAT 参数 Datasheet PDF下载

MT47H128M8HV-187EAT图片预览
型号: MT47H128M8HV-187EAT
PDF下载: 下载PDF文件 查看货源
内容描述: DDR2 SDRAM [DDR2 SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 131 页 / 9265 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第23页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第24页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第25页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第26页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第28页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第29页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第30页浏览型号MT47H128M8HV-187EAT的Datasheet PDF文件第31页  
1Gb: x4, x8, x16 DDR2 SDRAM  
Electrical Specifications – IDD Parameters  
IDD7 Conditions  
The detailed timings are shown below for IDD7. Where general IDD parameters in  
Table 8 (page 26) conflict with pattern requirements of Table 9, then Table 9 require-  
ments take precedence.  
Table 9: IDD7 Timing Patterns (8-Bank Interleave READ Operation)  
Speed  
Grade IDD7 Timing Patterns  
Timing patterns for 8-bank x4/x8 devices  
-5E  
-37E  
-3  
A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7  
A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D  
A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D  
A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D  
A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D  
A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D  
A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D  
-3E  
-25  
-25E  
-187E  
Timing patterns for 8-bank x16 devices  
-5E  
-37E  
-3  
A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D  
A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D  
A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D  
A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D  
A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D  
A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D  
-3E  
-25  
-25E  
-187E  
A0 RA0 D D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D A4 RA4 D D D D A5 RA5 D D D D A6 RA6 D  
D D D A7 RA7 D D D D  
1. A = active; RA = read auto precharge; D = deselect.  
Notes:  
2. All banks are being interleaved at tRC (IDD) without violating tRRD (IDD) using a BL = 4.  
3. Control and address bus inputs are stable during deselects.  
PDF: 09005aef821ae8bf  
1GbDDR2.pdf – Rev. T 02/10 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
27  
© 2004 Micron Technology, Inc. All rights reserved.  
 复制成功!