1Gb: x4, x8, x16 DDR3 SDRAM
Features
DLL Disable Mode ..................................................................................................................................... 123
Input Clock Frequency Change ...................................................................................................................... 120
Write Leveling ............................................................................................................................................... 129
Write Leveling Procedure ........................................................................................................................... 131
Write Leveling Mode Exit Procedure ........................................................................................................... 133
Initialization ................................................................................................................................................. 134
Mode Registers .............................................................................................................................................. 136
Mode Register ± (MR±) ................................................................................................................................... 130
Burst Length ............................................................................................................................................. 130
Burst Type ................................................................................................................................................. 138
DLL RESET ................................................................................................................................................ 139
Write Recovery .......................................................................................................................................... 139
Precharge Power-Down (Precharge PD) ...................................................................................................... 14±
CAS Latency (CL) ....................................................................................................................................... 14±
Mode Register 1 (MR1) ................................................................................................................................... 141
DLL Enable/DLL Disable ........................................................................................................................... 141
Output Drive Strength ............................................................................................................................... 142
OUTPUT ENABLE/DISABLE ...................................................................................................................... 142
TDQS Enable ............................................................................................................................................. 142
On-Die Termination .................................................................................................................................. 143
WRITE LEVELING ..................................................................................................................................... 143
POSTED CAS ADDITIVE Latency ................................................................................................................ 143
Mode Register 2 (MR2) ................................................................................................................................... 144
CAS Write Latency (CWL) ........................................................................................................................... 145
AUTO SELF REFRESH (ASR) ....................................................................................................................... 145
SELF REFRESH TEMPERATURE (SRT) ........................................................................................................ 146
SRT vs. ASR ............................................................................................................................................... 146
DYNAMIC ODT ......................................................................................................................................... 146
Mode Register 3 (MR3) ................................................................................................................................... 140
MULTIPURPOSE REGISTER (MPR) ............................................................................................................ 140
MPR Functional Description ...................................................................................................................... 148
MPR Register Address Definitions and Bursting Order ................................................................................. 149
MPR Read Predefined Pattern .................................................................................................................... 155
MODE REGISTER SET (MRS) Command ........................................................................................................ 155
ZQ CALIBRATION Operation ......................................................................................................................... 156
ACTIVATE Operation ..................................................................................................................................... 150
READ Operation ............................................................................................................................................ 159
WRITE Operation .......................................................................................................................................... 10±
DQ Input Timing ....................................................................................................................................... 108
PRECHARGE Operation ................................................................................................................................. 18±
SELF REFRESH Operation .............................................................................................................................. 18±
Extended Temperature Usage ........................................................................................................................ 182
Power-Down Mode ........................................................................................................................................ 183
RESET Operation ........................................................................................................................................... 191
On-Die Termination (ODT) ............................................................................................................................ 193
Functional Representation of ODT ............................................................................................................. 193
Nominal ODT ............................................................................................................................................ 193
Dynamic ODT ............................................................................................................................................... 195
Dynamic ODT Special Use Case ................................................................................................................. 195
Functional Description .............................................................................................................................. 195
Synchronous ODT Mode ................................................................................................................................ 2±1
ODT Latency and Posted ODT .................................................................................................................... 2±1
PDF: 09005aef826aa906
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
4
2006 Micron Technology, Inc. All rights reserved.