欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC24FJ32GA104T-I/PT 参数 Datasheet PDF下载

PIC24FJ32GA104T-I/PT图片预览
型号: PIC24FJ32GA104T-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 44分之28引脚, 16位通用闪存微控制器采用nanoWatt XLP技术 [28/44-Pin, 16-Bit General Purpose Flash Microcontrollers with nanoWatt XLP Technology]
分类和应用: 闪存微控制器
文件页数/大小: 308 页 / 2416 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第38页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第39页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第40页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第41页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第43页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第44页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第45页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第46页  
TABLE 4-11: SPI REGISTER MAPS  
All  
Resets  
File Name Addr  
Bit 15  
Bit 14  
Bit 13  
Bit 12  
Bit 11  
Bit 10  
Bit 9  
Bit 8  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
SPI1STAT  
SPI1CON1  
SPI1CON2  
SPI1BUF  
SPI2STAT  
SPI2CON1  
SPI2CON2  
SPI2BUF  
Legend:  
0240  
0242  
0244  
0248  
0260  
0262  
0264  
0268  
SPIEN  
SPISIDL  
SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SRXMPT SISEL2  
SISEL1  
SPRE1  
SISEL0  
SPRE0  
SPITBF SPIRBF  
0000  
0000  
0000  
0000  
0000  
0000  
0000  
0000  
DISSCK DISSDO MODE16  
SMP  
CKE  
SSEN  
CKP  
MSTEN  
SPRE2  
PPRE1  
SPIFE  
PPRE0  
FRMEN SPIFSD SPIFPOL  
SPIBEN  
Transmit and Receive Buffer  
SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SRXMPT SISEL2  
SPIEN  
SPISIDL  
SISEL1  
SPRE1  
SISEL0  
SPRE0  
SPITBF SPIRBF  
DISSCK DISSDO MODE16  
SMP  
CKE  
SSEN  
CKP  
MSTEN  
SPRE2  
PPRE1  
SPIFE  
PPRE0  
FRMEN SPIFSD SPIFPOL  
SPIBEN  
Transmit and Receive Buffer  
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.  
TABLE 4-12: PORTA REGISTER MAP  
File  
Name  
All  
Resets  
Addr  
Bit 15  
Bit 14  
Bit 13  
Bit 12  
Bit 11  
Bit 10(1)  
Bit 9(1)  
Bit 8(1)  
Bit 7(1)  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit2  
Bit 1  
Bit 0  
TRISA  
PORTA  
LATA  
02C0  
02C2  
02C4  
02C6  
TRISA10 TRISA9  
TRISA8  
RA8  
TRISA7  
RA7  
TRISA4  
RA4  
TRISA3  
RA3  
TRISA2  
RA2  
TRISA1  
RA1  
TRISA0  
RA0  
079F  
xxxx  
xxxx  
0000  
RA10  
LATA10  
ODA10  
RA9  
LATA9  
ODA9  
LATA8  
ODA8  
LATA7  
ODA7  
LATA4  
ODA4  
LATA3  
ODA3  
LATA2  
ODA2  
LATA1  
ODA1  
LATA0  
ODA0  
ODCA  
Legend:  
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Reset values shown are for 44-pin devices.  
Bits are unimplemented in 28-pin devices; read as ‘0’.  
Note 1:  
TABLE 4-13: PORTB REGISTER MAP  
File  
Name  
All  
Resets  
Addr  
Bit 15  
Bit 14  
Bit 13  
Bit 12  
Bit 11  
Bit 10  
Bit 9  
Bit 8  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
TRISB  
PORTB  
LATB  
02C8  
02CA  
02CC  
02CE  
TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 TRISB10 TRISB9  
TRISB8  
RB8  
TRISB7  
RB7  
TRISB6  
RB6  
TRISB5  
RB5  
TRISB4  
RB4  
TRISB3 TRISB2  
TRISB1  
RB1  
TRISB0  
RB0  
EFBF  
xxxx  
xxxx  
0000  
RB15  
LATB15 LATB14 LATB13 LATB12  
ODB15 ODB14 ODB13 ODB12  
RB14  
RB13  
RB12  
RB11  
LATB11  
ODB11  
RB10  
LATB10  
ODB10  
RB9  
RB3  
RB2  
LATB9  
ODB9  
LATB8  
ODB8  
LATB7  
ODB7  
LATB6  
ODB6  
LATB5  
ODB5  
LATB4  
ODB4  
LATB3  
ODB3  
LATB2  
ODB2  
LATB1  
ODB1  
LATB0  
ODB0  
ODCB  
Legend:  
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.  
TABLE 4-14: PORTC REGISTER MAP  
File  
Name  
All  
Resets  
Addr  
Bit 15  
Bit 14  
Bit 13  
Bit 12  
Bit 11  
Bit 10  
Bit 9(1)  
Bit 8(1)  
Bit 7(1)  
Bit 6(1)  
Bit 5(1)  
Bit 4(1)  
Bit 3(1)  
Bit 2(1)  
Bit 1(2(1)  
Bit 0(1)  
TRISC  
PORTC  
LATC  
02D0  
02D2  
02D4  
02D6  
TRISC9 TRISC8 TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0  
03FF  
xxxx  
xxxx  
0000  
RC9  
RC8  
RC7  
RC6  
RC5  
RC4  
RC3  
RC2  
LATC2  
ODC2  
RC1  
RC0  
LATC9  
ODC9  
LATC8  
ODC8  
LATC7  
ODC7  
LATC6  
ODC6  
LATC5  
ODC5  
LATC4  
ODC4  
LATC3  
ODC3  
LATC1  
ODC1  
LATC0  
ODC0  
ODCC  
Legend:  
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Reset values shown are for 44-pin devices.  
Bits are unimplemented in 28-pin devices; read as ‘0’.  
Note 1:  
 复制成功!