欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第143页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第144页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第145页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第146页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第148页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第149页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第150页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第151页  
PIC18F2450/4450  
The values in this register only affect the propagation  
of an interrupt condition to the microcontroller’s  
interrupt logic. The flag bits are still set by their  
interrupt conditions, allowing them to be polled and  
serviced without actually generating an interrupt.  
14.5.2  
USB INTERRUPT ENABLE  
REGISTER (UIE)  
The USB Interrupt Enable register (Register 14-8)  
contains the enable bits for the USB status interrupt  
sources. Setting any of these bits will enable the  
respective interrupt source in the UIR register.  
REGISTER 14-8: UIE: USB INTERRUPT ENABLE REGISTER  
U-0  
R/W-0  
SOFIE  
R/W-0  
R/W-0  
R/W-0  
TRNIE  
R/W-0  
R/W-0  
R/W-0  
STALLIE  
IDLEIE  
ACTVIE  
UERRIE  
URSTIE  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
Unimplemented: Read as ‘0’  
SOFIE: START-OF-FRAME Token Interrupt Enable bit  
1= START-OF-FRAME token interrupt enabled  
0= START-OF-FRAME token interrupt disabled  
bit 5  
bit 4  
bit 3  
bit 2  
bit 1  
bit 0  
STALLIE: STALL Handshake Interrupt Enable bit  
1= STALL interrupt enabled  
0= STALL interrupt disabled  
IDLEIE: Idle Detect Interrupt Enable bit  
1= Idle detect interrupt enabled  
0= Idle detect interrupt disabled  
TRNIE: Transaction Complete Interrupt Enable bit  
1= Transaction interrupt enabled  
0= Transaction interrupt disabled  
ACTVIE: Bus Activity Detect Interrupt Enable bit  
1= Bus activity detect interrupt enabled  
0= Bus activity detect interrupt disabled  
UERRIE: USB Error Interrupt Enable bit  
1= USB error interrupt enabled  
0= USB error interrupt disabled  
URSTIE: USB Reset Interrupt Enable bit  
1= USB Reset interrupt enabled  
0= USB Reset interrupt disabled  
© 2006 Microchip Technology Inc.  
Advance Information  
DS39760A-page 145  
 复制成功!