欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第140页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第141页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第142页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第143页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第145页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第146页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第147页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第148页  
PIC18F2450/4450  
TABLE 14-4: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT  
BUFFERING MODES  
BDs Assigned to Endpoint  
Mode 0  
(No Ping-Pong)  
Mode 1  
(Ping-Pong on EP0 OUT)  
Mode 2  
(Ping-Pong on all EPs)  
Endpoint  
Out  
In  
Out  
In  
Out  
In  
0
1
0
1
0 (E), 1 (O)  
2
0 (E), 1 (O)  
4 (E), 5 (O)  
2 (E), 3 (O)  
6 (E), 7 (O)  
2
3
3
4
2
4
5
5
6
8 (E), 9 (O)  
10 (E), 11 (O)  
14 (E), 15 (O)  
18 (E), 19 (O)  
22 (E), 23 (O)  
26 (E), 27 (O)  
30 (E), 31 (O)  
34 (E), 35 (O)  
38 (E), 39 (O)  
42 (E), 43 (O)  
46 (E), 47 (O)  
50 (E), 51 (O)  
54 (E), 55 (O)  
58 (E), 59 (O)  
62 (E), 63 (O)  
3
6
7
7
8
12 (E), 13 (O)  
16 (E), 17 (O)  
20 (E), 21 (O)  
24 (E), 25 (O)  
28 (E), 29 (O)  
32 (E), 33 (O)  
36 (E), 37 (O)  
40 (E), 41 (O)  
44 (E), 45 (O)  
48 (E), 49 (O)  
52 (E), 53 (O)  
56 (E), 57 (O)  
60 (E), 61 (O)  
4
8
9
9
10  
12  
14  
16  
18  
20  
22  
24  
26  
28  
30  
32  
5
10  
12  
14  
16  
18  
20  
22  
24  
26  
28  
30  
11  
13  
15  
17  
19  
21  
23  
25  
27  
29  
31  
11  
13  
15  
17  
19  
21  
23  
25  
27  
29  
31  
6
7
8
9
10  
11  
12  
13  
14  
15  
Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer  
TABLE 14-5: SUMMARY OF USB BUFFER DESCRIPTOR TABLE REGISTERS  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
BC9  
Bit 0  
BDnSTAT(1)  
UOWN  
DTS(4)  
PID3(2)  
PID2(2)  
PID1(2)  
PID0(2)  
BC8  
DTSEN(3)  
BSTALL(3)  
BDnCNT(1)  
Byte Count  
BDnADRL(1) Buffer Address Low  
BDnADRH(1) Buffer Address High  
Note 1: For buffer descriptor registers, n may have a value of 0 to 63. For the sake of brevity, all 64 registers are  
shown as one generic prototype. All registers have indeterminate Reset values (xxxx xxxx).  
2: Bits 5 through 2 of the BDnSTAT register are used by the SIE to return PID3:PID0 values once the register  
is turned over to the SIE (UOWN bit is set). Once the registers have been under SIE control, the values  
written for DTSEN and BSTALL are no longer valid.  
3: Prior to turning the buffer descriptor over to the SIE (UOWN bit is cleared), bits 3 and 2 of the BDnSTAT  
register are used to configure the DTSEN and BSTALL settings.  
4: This bit is ignored unless DTSEN = 1.  
DS39760A-page 142  
Advance Information  
© 2006 Microchip Technology Inc.  
 复制成功!