欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第147页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第148页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第149页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第150页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第152页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第153页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第154页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第155页  
PIC18F2450/4450  
TABLE 14-6: REGISTERS ASSOCIATED WITH USB MODULE OPERATION(1)  
Details on  
page  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
INTCON  
IPR2  
GIE/GIEH PEIE/GIEL  
TMR0IE  
USBIP  
USBIF  
USBIE  
SE0  
INT0IE  
RBIE  
TMR0IF  
HLVDIP  
HLVDIF  
HLVDIE  
RESUME  
FSEN  
INT0IF  
RBIF  
49  
51  
51  
51  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
52  
51  
51  
51  
51  
51  
51  
51  
OSCFIP  
PIR2  
OSCFIF  
PIE2  
OSCFIE  
UCON  
UCFG  
USTAT  
UADDR  
UFRML  
UFRMH  
UIR  
PPBRST  
PKTDIS  
UPUEN  
ENDP1  
ADDR4  
FRM4  
USBEN  
UTRDIS  
ENDP0  
ADDR3  
FRM3  
SUSPND  
PPB1  
UTEYE  
UOEMON  
PPB0  
ENDP3  
ADDR6  
FRM6  
ENDP2  
ADDR5  
FRM5  
DIR  
PPBI  
ADDR2  
FRM2  
ADDR1  
FRM1  
ADDR0  
FRM0  
FRM7  
FRM10  
ACTVIF  
ACTVIE  
CRC16EF  
CRC16EE  
FRM9  
FRM8  
SOFIF  
SOFIE  
STALLIF  
STALLIE  
IDLEIF  
IDLEIE  
BTOEF  
BTOEE  
TRNIF  
TRNIE  
DFN8EF  
DFN8EE  
UERRIF  
UERRIE  
CRC5EF  
CRC5EE  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
EPINEN  
URSTIF  
URSTIE  
PIDEF  
UIE  
UEIR  
BTSEF  
BTSEE  
UEIE  
PIDEE  
UEP0  
UEP1  
UEP2  
UEP3  
UEP4  
UEP5  
UEP6  
UEP7  
UEP8  
UEP9  
UEP10  
UEP11  
UEP12  
UEP13  
UEP14  
UEP15  
Legend:  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPHSHK EPCONDIS EPOUTEN  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
EPSTALL  
— = unimplemented, read as ‘0’. Shaded cells are not used by the USB module.  
Note 1: This table includes only those hardware mapped SFRs located in Bank 15 of the data memory space. The Buffer  
Descriptor registers, which are mapped into Bank 4 and are not true SFRs, are listed separately in Table 14-5.  
© 2006 Microchip Technology Inc.  
Advance Information  
DS39760A-page 149