欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2450-I/SO 参数 Datasheet PDF下载

PIC18F2450-I/SO图片预览
型号: PIC18F2450-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,高性能, 12 MIPS ,增强型闪存, USB微控制器采用纳瓦技术 [28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 320 页 / 5591 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2450-I/SO的Datasheet PDF文件第128页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第129页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第130页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第131页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第133页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第134页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第135页浏览型号PIC18F2450-I/SO的Datasheet PDF文件第136页  
PIC18F2450/4450  
In addition, the USB Control register contains a status  
bit, SE0 (UCON<5>), which is used to indicate the  
occurrence of a single-ended zero on the bus. When  
the USB module is enabled, this bit should be  
monitored to determine whether the differential data  
lines have come out of a single-ended zero condition.  
This helps to differentiate the initial power-up state from  
the USB Reset signal.  
14.2 USB Status and Control  
The operation of the USB module is configured and  
managed through three control registers. In addition, a  
total of 22 registers are used to manage the actual USB  
transactions. The registers are:  
• USB Control register (UCON)  
• USB Configuration register (UCFG)  
• USB Transfer Status register (USTAT)  
• USB Device Address register (UADDR)  
• Frame Number registers (UFRMH:UFRML)  
• Endpoint Enable registers 0 through 15 (UEPn)  
The overall operation of the USB module is controlled  
by the USBEN bit (UCON<3>). Setting this bit activates  
the module and resets all of the PPBI bits in the Buffer  
Descriptor Table to ‘0’. This bit also activates the on-  
chip voltage regulator, if enabled. Thus, this bit can be  
used as a soft attach/detach to the USB. Although all  
status and control bits are ignored when this bit is clear,  
the module needs to be fully preconfigured prior to  
setting this bit.  
14.2.1  
USB CONTROL REGISTER (UCON)  
The USB Control register (Register 14-1) contains bits  
needed to control the module behavior during transfers.  
The register contains bits that control the following:  
• Main USB Peripheral Enable  
• Ping-Pong Buffer Pointer Reset  
• Control of the Suspend mode  
• Packet Transfer Disable  
REGISTER 14-1: UCON: USB CONTROL REGISTER  
U-0  
R/W-0  
R-x  
R/C-0  
R/W-0  
R/W-0  
R/W-0  
U-0  
PPBRST  
SE0  
PKTDIS  
USBEN  
RESUME  
SUSPND  
bit 7  
bit 0  
Legend:  
C = Clearable bit  
W = Writable bit  
‘1’ = Bit is set  
R = Readable bit  
-n = Value at POR  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
Unimplemented: Read as ‘0’  
PPBRST: Ping-Pong Buffers Reset bit  
1= Reset all Ping-Pong Buffer Pointers to the Even Buffer Descriptor (BD) banks  
0= Ping-Pong Buffer Pointers not being reset  
bit 5  
bit 4  
bit 3  
bit 2  
bit 1  
bit 0  
SE0: Live Single-Ended Zero Flag bit  
1= Single-ended zero active on the USB bus  
0= No single-ended zero detected  
PKTDIS: Packet Transfer Disable bit  
1= SIE token and packet processing disabled, automatically set when a SETUP token is received  
0= SIE token and packet processing enabled  
USBEN: USB Module Enable bit  
1= USB module and supporting circuitry enabled (device attached)  
0= USB module and supporting circuitry disabled (device detached)  
RESUME: Resume Signaling Enable bit  
1= Resume signaling activated  
0= Resume signaling disabled  
SUSPND: Suspend USB bit  
1= USB module and supporting circuitry in Power Conserve mode, SIE clock inactive  
0= USB module and supporting circuitry in normal operation, SIE clock clocked at the configured rate  
Unimplemented: Read as ‘0’  
DS39760A-page 130  
Advance Information  
© 2006 Microchip Technology Inc.  
 复制成功!