欢迎访问ic37.com |
会员登录 免费注册
发布采购

12CE673 参数 Datasheet PDF下载

12CE673图片预览
型号: 12CE673
PDF下载: 下载PDF文件 查看货源
内容描述: 8引脚, 8位CMOS微控制器与A / D转换器和EEPROM数据存储器 [8-Pin, 8-Bit CMOS Microcontroller with A/D Converter and EEPROM Data Memory]
分类和应用: 转换器存储微控制器可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 116 页 / 649 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号12CE673的Datasheet PDF文件第3页浏览型号12CE673的Datasheet PDF文件第4页浏览型号12CE673的Datasheet PDF文件第5页浏览型号12CE673的Datasheet PDF文件第6页浏览型号12CE673的Datasheet PDF文件第8页浏览型号12CE673的Datasheet PDF文件第9页浏览型号12CE673的Datasheet PDF文件第10页浏览型号12CE673的Datasheet PDF文件第11页  
PIC12CE67X  
The PIC12CE67X can directly or indirectly address its  
register files or data memory. All special function regis-  
ters, including the program counter, are mapped in the  
data memory. The PIC12CE67X has an orthogonal  
(symmetrical) instruction set that makes it possible to  
carry out any operation on any register using any  
addressing mode. This symmetrical nature and lack of  
‘special optimal situations’ make programming with the  
PIC12CE67X simple yet efficient. In addition, the learn-  
ing curve is reduced significantly.  
3.0  
ARCHITECTURAL OVERVIEW  
The high performance of the PIC12CE67X family can  
be attributed to a number of architectural features com-  
monly found in RISC microprocessors. To begin with,  
the PIC12CE67X uses a Harvard architecture, in which  
program and data are accessed from separate memo-  
ries using separate buses. This improves bandwidth  
over traditional von Neumann architecture in which pro-  
gram and data are fetched from the same memory  
using the same bus. Separating program and data  
buses also allow instructions to be sized differently than  
the 8-bit wide data word. Instruction opcodes are 14-  
bits wide making it possible to have all single word  
instructions. A 14-bit wide program memory access  
bus fetches a 14-bit instruction in a single cycle. A two-  
stage pipeline overlaps fetch and execution of instruc-  
tions (Example 3-1). Consequently, all instructions (35)  
execute in a single cycle (400 ns @ 10 MHz) except for  
program branches.  
PIC12CE67X devices contain an 8-bit ALU and work-  
ing register. The ALU is a general purpose arithmetic  
unit. It performs arithmetic and Boolean functions  
between the data in the working register and any regis-  
ter file.  
The ALU is 8-bits wide and capable of addition, sub-  
traction, shift and logical operations. Unless otherwise  
mentioned, arithmetic operations are two's comple-  
ment in nature. In two-operand instructions, typically  
one operand is the working register (W register). The  
other operand is a file register or an immediate con-  
stant. In single operand instructions, the operand is  
either the W register or a file register.  
The table below lists program memory (EPROM), data  
memory (RAM), and non-volatile memory (EEPROM)  
for each PIC12CE67X device.  
RAM  
Data  
EEPROM  
Data  
The W register is an 8-bit working register used for ALU  
operations. It is not an addressable register.  
Program  
Memory  
Device  
Memory Memory  
Depending on the instruction executed, the ALU may  
affect the values of the Carry (C), Digit Carry (DC), and  
Zero (Z) bits in the STATUS register.The C and DC bits  
operate as a borrow bit and a digit borrow out bit,  
respectively, in subtraction. See the SUBLWand SUBWF  
instructions for examples.  
PIC12CE673  
PIC12CE674  
1K x 14  
2K x 14  
128 x 8  
128 x 8  
16x8  
16x8  
1998 Microchip Technology Inc.  
Preliminary  
DS40181B-page 7  
 复制成功!