欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX116EAX 参数 Datasheet PDF下载

MAX116EAX图片预览
型号: MAX116EAX
PDF下载: 下载PDF文件 查看货源
内容描述: 2X4通道,同时采样12位ADC [2x4-Channel, Simultaneous-Sampling 12-Bit ADCs]
分类和应用:
文件页数/大小: 14 页 / 215 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX116EAX的Datasheet PDF文件第1页浏览型号MAX116EAX的Datasheet PDF文件第2页浏览型号MAX116EAX的Datasheet PDF文件第3页浏览型号MAX116EAX的Datasheet PDF文件第4页浏览型号MAX116EAX的Datasheet PDF文件第6页浏览型号MAX116EAX的Datasheet PDF文件第7页浏览型号MAX116EAX的Datasheet PDF文件第8页浏览型号MAX116EAX的Datasheet PDF文件第9页  
2x4-Channel, Simultaneous-Sampling
12-Bit ADCs
MAX115/MAX116
TIMING CHARACTERISTICS (continued)
(See Figure 4, AV
DD
= +5V, AV
SS
= -5V, DV
DD
= +5V, AGND = DGND = 0, T
A
= T
MIN
to T
MAX
, Typical values are at T
A
= +25°C,
unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
Mode 1,
C
hannel 1
Conversion Time
t
CONV
Mode 2,
C
hannel 2
Mode 3,
C
hannel 3
Mode 4,
C
hannel 4
Mode 1,
C
hannel 1
Conversion Rate
Mode 2,
C
hannel 2
Mode 3,
C
hannel 3
Mode 4,
C
hannel 4
Startup Time
Exiting shutdown
20
MIN
TYP
MAX
2
4
6
8
390
218
152
116
ms
ksps
µs
UNITS
Note 1:
AV
DD
= +5V, AV
SS
= -5V, DV
DD
= +5V, V
REFIN
= 2.500V (external), V
IN
= ±5V (MAX115) or ±2.5V (MAX116).
Note 2:
Integral nonlinearity is the analog value’s deviation at any code from its theoretical value after the full-scale range and
offset have been calibrated.
Note 3:
CLK synchronized with
CONVST.
Note 4:
f
IN
= 10.06kHz, V
IN
= ±5V (MAX115) or ±2.5V (MAX116).
Note 5:
First five harmonics.
Note 6:
All inputs except CH1A driven with ±5V (MAX115) or ±2.5V (MAX116) 10.06kHz signal, CH1A connected to AGND and digi-
tized.
Note 7:
AV
DD
= DV
DD
= +5V, AV
SS
= -5V, V
IN
= 0V (all channels).
Note 8:
Temperature drift is defined as the change in output voltage from +25°C to T
MIN
or T
MAX
. It is calculated as
TC = [∆REFOUT/REFOUT] /
∆T.
Note 9:
See Figure 2.
Note 10:
Defined as the change in positive full scale caused by a ±5% variation in the nominal supply voltage. Tested with one input
at full scale and all others at AGND. V
REFIN
= +2.5V (internal).
Note 11:
Tested with all inputs connected to AGND. V
REFIN
= +2.5V (internal).
Note 12:
The data access time is defined as the time required for an output to cross +0.8V or +2.0V. It is measured using the circuit
of Figure 1. The measured number is then extrapolated back to determine the value with a 25pF load.
Note 13:
The bus relinquish time is derived from the measured time taken for the data outputs to change +0.5V when loaded with the
circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging and discharging the
120pF capacitor. The time given is the part’s true bus relinquish time, which is independent of the external bus loading capac-
itance.
_______________________________________________________________________________________
5