欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6543H 参数 Datasheet PDF下载

71M6543H图片预览
型号: 71M6543H
PDF下载: 下载PDF文件 查看货源
内容描述: 可选增益1或8的一个电流电能表计量芯片的补偿 [Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation]
分类和应用:
文件页数/大小: 157 页 / 2164 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号71M6543H的Datasheet PDF文件第137页浏览型号71M6543H的Datasheet PDF文件第138页浏览型号71M6543H的Datasheet PDF文件第139页浏览型号71M6543H的Datasheet PDF文件第140页浏览型号71M6543H的Datasheet PDF文件第142页浏览型号71M6543H的Datasheet PDF文件第143页浏览型号71M6543H的Datasheet PDF文件第144页浏览型号71M6543H的Datasheet PDF文件第145页  
71M6543F/H and 71M6543G/GH Data Sheet  
Parameter  
Condition  
Min  
Typ  
Max  
Unit  
V3P3 = 3.3 V,  
RVLCD=removed, LCD_BAT=0,  
LCD_VMODE[1:0]=0,  
∆ILCD=10 µA  
VSYS to VLCD switch impedance  
750  
V3P3 = 0 V, VBAT = 2.5 V,  
RVLCD =removed, LCD_BAT =1,  
LCD_VMODE[1:0]=0,  
∆ILCD=10 µA  
LCD_VMODE[1:0] = 2,  
RVLCD = removed,  
CVLCD = removed  
PLL_FAST=1  
VBAT to VLCD switch impedance  
LCD Boost Frequency  
700  
820  
786  
kHz  
kHz  
PLL_FAST=0  
LCD_VMODE[1:0] = 2,  
LCD_CLK[1:0] = 2,  
RVLCD = removed,  
V3P3 = 3.3V,  
VLCD IOH current  
(VLCD(0)-VLCD(IOH)<0.25)  
10  
µA  
LCD_DAC[4:0] = 1F  
From LCDADJ0 and LCDADJ12 fuses:  
퐿퐶퐷퐴퐷퐽12 − 퐿퐶퐷퐴퐷퐽0  
(
)
퐿퐶퐷퐴퐷퐽 퐿퐶퐷_퐷퐴퐶 = 5푚푉 퐿퐶퐷퐴퐷퐽0 +  
퐿퐶퐷_퐷퐴퐶  
12  
퐿퐶퐷_퐷퐴퐶  
(
)
(
)
푉퐿퐶퐷ꢄ푂ꢅ 퐿퐶퐷_퐷퐴퐶 = 2.65 + 2.65  
+ 퐿퐶퐷퐴퐷퐽 퐿퐶퐷_퐷퐴퐶  
31  
The above equations describe the nominal value of VLCD for a specific LCD_DAC value. The  
specifications below list the maximum deviation between actual VLCD and VLCDnom. Note that when  
VCC and boost are insufficient, the LCD DAC will not reach its target value and a large negative error  
will occur.  
LCD_DAC Error. VLCD-VLCDnom  
Full Scale, with Boost  
V3P3 =3.6 V  
LCD_VMODE = 10,  
LCD_DAC[4:0] = 1F,  
LCD_CLK[1:0]=2,  
LCD_MODE[2:0]=6  
0.15  
0.15  
0.15  
V
V
V
V
-0.15  
-0.4  
-0.15  
-1.3  
V3P3 =3.0 V  
VBAT=4.0 V, V3P3=0, BRN Mode  
VBAT=2.5 V, V3P3=0, BRN Mode  
LCD_DAC Error. VLCD-VLCDnom  
DAC=12, with Boost  
V3P3 = 3.6 V  
LCD_VMODE = 10,  
LCD_DAC[4:0] = C,  
LCD_CLK[1:0]=2,  
LCD_MODE[2:0]=6  
-0.15  
-0.15  
-0.15  
0.15  
0.15  
0.15  
V
V
V
V3P3 = 3.0 V  
VBAT = 2.5 V, V3P3 = 0 V, BRN Mode  
LCD_DAC Error. VLCD-VLCDnom  
Zero Scale, with Boost  
V3P3 = 3.6 V  
LCD_VMODE = 2,  
LCD_DAC[4:0] =0,  
LCD_CLK[1:0]=2,  
LCD_MODE[2:0]=6  
-0.15  
-0.15  
-0.15  
-0.15  
0.15  
0.15  
0.15  
0.15  
V
V
V
V
V3P3 = 3.0 V  
VBAT = 4.0 V, V3P3 = 0 V, BRN Mode  
VBAT = 2.5 V, V3P3 = 0 V, BRN Mode  
LCD_DAC Error. VLCD-VLCDnom  
Full Scale, no Boost  
V3P3 = 3.6 V (see note 1)  
V3P3 = 3.0 V (see note 1)  
VBAT = 4.0 V, V3P3 = 0 V, BRN Mode  
VBAT = 2.5 V, V3P3 = 0 V, BRN Mode  
LCD_DAC Error. VLCD-VLCDnom  
DAC=12, no Boost  
LCD_VMODE = 1,  
LCD_DAC[4:0] = 1F,  
LCD_CLK[1:0]=2,  
LCD_MODE[2:0]=6  
-2.1  
-2.8  
-1.8  
-3.2  
V
V
V
V
LCD_VMODE = 1,  
LCD_DAC[4:0] = C,  
LCD_CLK[1:0]=2,  
LCD_MODE[2:0]=6  
-0.5  
-1.1  
V
V
V
V
V3P3 = 3.6 V  
V3P3 = 3.0 V  
VBAT = 4.0 V, V3P3 = 0 V, BRN Mode  
VBAT = 2.5 V, V3P3 = 0 V, BRN Mode  
-0.151  
-1.51  
0.151  
v1.2  
© 2008–2011 Teridian Semiconductor Corporation  
141  
 复制成功!