IS66WVE4M16ALL
Advanced Information
Table10 . Load Configuration Register Timing Requirements
-70
Symbol
Parameter
Address setup time
Unit
Note
Min
0
Max
tAS
tAW
tCDZZ
tCW
ns
ns
ns
ns
ns
ns
ns
ns
Address valid to end of write
Chip deselect to ZZ# LOW
Chip enable to end of write
Write cycle time
70
5
70
70
46
0
tWC
tWP
Write pulse width
tWR
Write recovery time
tZZWE
ZZ# LOW to WE# LOW
10
500
Table11 . DPD Timing Requirements
-70
Symbol
Parameter
Unit
Notes
Min
5
Max
tCDZZ
tR
Chip deselect to ZZ# LOW
Deep Power-down recovery
Minimum ZZ# pulse width
ns
us
us
150
10
tZZ( MIN)
Table12 . Initialization Timing Requirements
-70
Symbol
tPU
Parameter
Initialization Period (required before normal operations)
Unit
us
Notes
Min
Max
150
22
www.issi.com - SRAM@issi.com
Rev.00C | March 2010
ISSI [ INTEGRATED SILICON SOLUTION, INC ]
