欢迎访问ic37.com |
会员登录 免费注册
发布采购

66WVE4M16ALL-70TLI 参数 Datasheet PDF下载

66WVE4M16ALL-70TLI图片预览
型号: 66WVE4M16ALL-70TLI
PDF下载: 下载PDF文件 查看货源
内容描述: [Pseudo Static RAM, 4MX16, 70ns, CMOS, PDSO48, TSOP1-48]
分类和应用: 光电二极管内存集成电路
文件页数/大小: 30 页 / 676 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第15页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第16页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第17页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第18页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第20页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第21页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第22页浏览型号66WVE4M16ALL-70TLI的Datasheet PDF文件第23页  
IS66WVE4M16ALL  
Advanced Information  
Table 6. Deep Power-Down Specifications  
Description  
Conditions  
Symbol  
TYP  
MAX  
Unit  
VIN=VDDQ or 0V; +25°C  
ZZ# = 0V, CR[4] = 0  
Deep Power-Down  
Izz  
3
10  
uA  
Table 7. Capacitance  
Description  
Conditions  
Symbol  
MIN  
MAX  
Unit  
Note  
TC=+25°C;  
f=1Mhz;  
VIN=0V  
Input Capacitance  
CIN  
2.0  
3.5  
6.5  
pF  
1
Input/Output Capacitance (DQ)  
CIO  
6.5  
pF  
1
Notes:  
1. These parameters are verified in device characterization and are not 100% tested.  
Figure 8. AC Input/Output Reference Waveform  
VDDQ  
∫∫  
Test Points  
∫∫  
VDDQ/22 Input1  
VDDQ/23 Output  
VSS  
Notes:  
1. AC test inputs are driven at VDDQ for a logic 1 and VSS for a logic 0. Input rise and fall times  
(10% to 90%) < 1.6ns.  
2. Input timing begins at VDDQ/2.  
3. Output timing ends at VDDQ/2.  
Figure 9. Output Load Circuit  
Test Point  
50Ω  
DUT  
VDDQ/2  
30pF  
19  
www.issi.com - SRAM@issi.com  
Rev.00C | March 2010  
 复制成功!