欢迎访问ic37.com |
会员登录 免费注册
发布采购

HIP9011AB 参数 Datasheet PDF下载

HIP9011AB图片预览
型号: HIP9011AB
PDF下载: 下载PDF文件 查看货源
内容描述: 发动机爆震信号处理器 [Engine Knock Signal Processor]
分类和应用:
文件页数/大小: 11 页 / 79 K
品牌: INTERSIL [ Intersil ]
 浏览型号HIP9011AB的Datasheet PDF文件第1页浏览型号HIP9011AB的Datasheet PDF文件第2页浏览型号HIP9011AB的Datasheet PDF文件第3页浏览型号HIP9011AB的Datasheet PDF文件第5页浏览型号HIP9011AB的Datasheet PDF文件第6页浏览型号HIP9011AB的Datasheet PDF文件第7页浏览型号HIP9011AB的Datasheet PDF文件第8页浏览型号HIP9011AB的Datasheet PDF文件第9页  
HIP9011  
o
o
Electrical Specifications  
V
= 5V ±5%, GND = 0V, Clock Frequency 4MHz ±0.1%, T = -40 C to 125 C,  
A
DD  
Unless Otherwise Specified (Continued)  
PARAMETER  
SYMBOL TEST CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
INPUT AMPLIFIERS  
CH0 and CH1 High Output Voltage  
CH0 and CH1 Low Output Voltage  
Voltage Gain  
V
HI  
I
I
= 100µA, V  
= 5.0V  
4.7  
-
4.9  
15  
-
V
OUT  
SINK  
DD  
= 100µA; V = 5.0V  
DD  
V
LO  
200  
+21  
mV  
dB  
OUT  
SOURCE  
A
Input R = 47.5K, Feedback  
+18  
+20  
CL  
R = 475kΩ  
ANTIALIASING FILTER  
Response 1kHz to 20kHz, Referenced to 1kHz  
BW  
ATTEN  
Test Mode  
Test Mode  
-
-0.5  
-15  
-
-
dB  
dB  
Attenuation at 180kHz, Referenced  
to 1kHz  
-10  
PROGRAMMABLE FILTERS  
Peak to Peak Voltage Output  
Filters Q (Note 2)  
V
Run Mode  
Run Mode  
3.5  
-
4.0  
2.5  
-
-
V
OUT  
P-P  
Q
Q
PROGRAMMABLE GAIN AMPLIFIERS  
Percent Amplifier Gain Deviation  
INTEGRATOR  
%G  
Run Mode  
-
±1  
-
%
Integrator Reset Voltage  
V
Pin 4 Voltage at Start of  
Integration  
75  
125  
175  
mV  
mV  
RESET  
Cycle; V  
DD  
= 5.0V  
Integrator Droop after 500µs  
V
Hold Mode, Pin 7 = 0V,  
= 5.0V  
-
±3  
±50  
DROOP  
V
DD  
Pin 4 set to 20% to 80% of V  
DD  
DIFFERENTIAL CONVERTER  
Differential to Single Ended Converter Offset  
Voltage  
DIFV  
IO  
By Design  
-
-
0.1  
-
mV  
mV  
Change In Converter Output  
DIFOUT  
Run Mode, 500µA Sinking Load  
±1  
±10  
to No Load Condition  
SYSTEM GAIN DEVIATION  
Gain Deviation from “Ideal Equation” Correlation  
Factor + 5.0% (Note 3)  
V
-
Run Mode, maximum signal  
output from Input Amplifier  
-8%,  
±100mV  
Equa-  
tion  
8%,  
±100mV  
V
OUT  
V
RESET  
<2.25V  
, Equation Output X  
X 0.95  
P-P  
0.95 + Device Reset Voltage;  
For Total V 4.7V  
- V  
RE-  
SET  
OUT  
NOTES:  
2. Q = fo/BW, where: fo = Center Frequency, BW = 3dB Bandwidth  
3. Ideal Equation: INTOUT (Volts) = [V * G * G * G * 1/π * (N/t (ms) f (kHz)) * G  
] + V  
RESET  
IN IN * Q  
PR  
BPF  
C
DSE  
Where: V = input signal amplitude (V  
)
IN P-P  
G
=External Input Gain; GIN = R /R  
IN  
F
IN  
G
=Programmed Gain  
PR  
G
=Gain of Bandpass Filter (2 for Ideal Case at Center)  
BPF  
t
=Integration Time; t = N/f  
INT Q  
INT  
0.318 =1/π  
N =Number of Cycles of Input Signal  
f
=Frequency of Input Signal  
Q
R
=Feedback Resistor Value  
F
R
=Signal Input Resistor Value  
IN  
t
=Programmed Time Constant  
=Gain of DSE Converter (2 for Ideal Case)  
=Integrator Reset Voltage = 0.125V, Typ  
C
G
DSE  
RESET  
V
4-4  
 复制成功!