欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GF100I4N 参数 Datasheet PDF下载

EPM1270GF100I4N图片预览
型号: EPM1270GF100I4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, PBGA100, 11 X 11 MM, 1 MM PITCH, LEAD FREE, FBGA-100]
分类和应用: 输入元件可编程逻辑
文件页数/大小: 98 页 / 1060 K
品牌: INTEL [ INTEL ]
 浏览型号EPM1270GF100I4N的Datasheet PDF文件第59页浏览型号EPM1270GF100I4N的Datasheet PDF文件第60页浏览型号EPM1270GF100I4N的Datasheet PDF文件第61页浏览型号EPM1270GF100I4N的Datasheet PDF文件第62页浏览型号EPM1270GF100I4N的Datasheet PDF文件第64页浏览型号EPM1270GF100I4N的Datasheet PDF文件第65页浏览型号EPM1270GF100I4N的Datasheet PDF文件第66页浏览型号EPM1270GF100I4N的Datasheet PDF文件第67页  
Hot Socketing & Power-On Reset in MAX II Devices  
Figure 4–3. ESD Protection During Positive Voltage Zap  
I/O  
Source  
D
Gate  
PMOS  
N+  
Drain  
P-Substrate  
G
I/O  
Drain  
S
Gate  
N+  
NMOS  
Source  
GND  
GND  
When the I/O pin receives a negative ESD zap at the pin that is less than  
-0.7 V (0.7 V is the voltage drop across a diode), the intrinsic  
P-Substrate/N+ drain diode is forward biased. Hence, the discharge ESD  
current path is from GND to the I/O pin, as shown in Figure 4–4.  
Altera Corporation  
February 2006  
Core Version a.b.c variable  
4–5  
MAX II Device Handbook, Volume 1  
 复制成功!