欢迎访问ic37.com |
会员登录 免费注册
发布采购

5CGTFD9E5F31C7N 参数 Datasheet PDF下载

5CGTFD9E5F31C7N图片预览
型号: 5CGTFD9E5F31C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 301000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 可编程逻辑
文件页数/大小: 95 页 / 1359 K
品牌: INTEL [ INTEL ]
 浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第72页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第73页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第74页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第75页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第77页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第78页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第79页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第80页  
CV-51002  
2015.12.04  
76  
Initialization  
Initialization  
Table 62: Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices  
Initialization Clock Source  
Configuration Scheme  
AS, PS, and FPP  
PS and FPP  
Maximum Frequency (MHz)  
Minimum Number of Clock Cycles  
Internal Oscillator  
12.5  
125  
100  
125  
CLKUSR(89)  
Tinit  
AS  
DCLK  
PS and FPP  
(89)  
To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus Prime  
software from the General panel of the Device and Pin Options dialog box.  
Cyclone V Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!