CV-51002
2015.12.04
60
Ethernet Media Access Controller (EMAC) Timing Characteristics
Symbol
Description
Min
2
Typ
—
Max
—
Unit
ns
Tsu
Th
Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]
Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]
1
—
—
ns
Figure 9: USB Timing Diagram
USB_CLK
USB_STP
Td
USB_DATA[7:0]
To PHY
From PHY
Tsu Th
USB_DIR & USB_NXT
Ethernet Media Access Controller (EMAC) Timing Characteristics
Table 47: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Cyclone V Devices
Symbol
Description
Min
—
Typ
8
Max
—
Unit
ns
Tclk (1000Base-T) TX_CLK clock period
Tclk (100Base-T) TX_CLK clock period
—
40
400
—
—
ns
Tclk (10Base-T)
Tdutycycle
Td
TX_CLK clock period
TX_CLK duty cycle
—
—
ns
45
55
%
TX_CLK to TXD/TX_CTL output data delay
–0.85
—
0.15
ns
Cyclone V Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
