CV-51002
2015.12.04
61
Ethernet Media Access Controller (EMAC) Timing Characteristics
Figure 10: RGMII TX Timing Diagram
TX_CLK
TX_D[3:0]
Td
TX_CTL
Table 48: RGMII RX Timing Requirements for Cyclone V Devices
Symbol
Tclk (1000Base-T)
Tclk (100Base-T)
Tclk (10Base-T)
Tsu
Description
Min
—
—
—
1
Typ
8
Unit
ns
RX_CLK clock period
RX_CLK clock period
RX_CLK clock period
RX_D/RX_CTL setup time
RX_D/RX_CTL hold time
40
400
—
ns
ns
ns
Th
1
—
ns
Figure 11: RGMII RX Timing Diagram
RX_CLK
Th
Tsu
RX_D[3:0]
RX_CTL
Table 49: Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices
Symbol
Description
Min
—
Typ
400
—
Unit
ns
Tclk
Td
MDC clock period
MDC to MDIO output data delay
10
ns
Cyclone V Device Datasheet
Send Feedback
Altera Corporation
INTEL [ INTEL ]
