欢迎访问ic37.com |
会员登录 免费注册
发布采购

5CGTFD9E5F31C7N 参数 Datasheet PDF下载

5CGTFD9E5F31C7N图片预览
型号: 5CGTFD9E5F31C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 301000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 可编程逻辑
文件页数/大小: 95 页 / 1359 K
品牌: INTEL [ INTEL ]
 浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第58页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第59页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第60页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第61页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第63页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第64页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第65页浏览型号5CGTFD9E5F31C7N的Datasheet PDF文件第66页  
CV-51002  
2015.12.04  
62  
I2C Timing Characteristics  
Symbol  
Description  
Min  
10  
0
Typ  
Unit  
ns  
Ts  
Setup time for MDIO data  
Hold time for MDIO data  
Th  
ns  
Figure 12: MDIO Timing Diagram  
MDC  
Td  
MDIO_OUT  
Th  
Tsu  
MDIO_IN  
I2C Timing Characteristics  
Table 50: I2C Timing Requirements for Cyclone V Devices  
Standard Mode  
Fast Mode  
Symbol  
Description  
Unit  
Min  
Max  
10  
Min  
Max  
2.5  
Tclk  
Serial clock (SCL) clock period  
SCL high time  
4.7  
4
µs  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
µs  
Tclkhigh  
Tclklow  
Ts  
0.6  
1.3  
0.1  
0
SCL low time  
Setup time for serial data line (SDA) data to SCL  
Hold time for SCL to SDA data  
0.25  
0
Th  
3.45  
0.2  
0.9  
0.2  
Td  
SCL to SDA output data delay  
4.7  
4
Tsu_start  
Thd_start  
Tsu_stop  
Setup time for a repeated start condition  
Hold time for a repeated start condition  
Setup time for a stop condition  
0.6  
0.6  
0.6  
4
Cyclone V Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!