欢迎访问ic37.com |
会员登录 免费注册
发布采购

326769-002 参数 Datasheet PDF下载

326769-002图片预览
型号: 326769-002
PDF下载: 下载PDF文件 查看货源
内容描述: 移动第三代英特尔®科雷亚?? ¢处理器家族 [Mobile 3rd Generation Intel® Core™ Processor Family]
分类和应用:
文件页数/大小: 342 页 / 2513 K
品牌: INTEL [ INTEL ]
 浏览型号326769-002的Datasheet PDF文件第33页浏览型号326769-002的Datasheet PDF文件第34页浏览型号326769-002的Datasheet PDF文件第35页浏览型号326769-002的Datasheet PDF文件第36页浏览型号326769-002的Datasheet PDF文件第38页浏览型号326769-002的Datasheet PDF文件第39页浏览型号326769-002的Datasheet PDF文件第40页浏览型号326769-002的Datasheet PDF文件第41页  
Processor Configuration Registers  
2.3.8  
System Management Mode (SMM)  
The Core handles all SMM mode transaction routing. Also, the platform no longer  
supports HSEG. The processor will not allow I/O devices access to CSEG/TSEG/HSEG  
ranges.  
DMI Interface and PCI Express masters are not allowed to access the SMM space.  
Table 2-4.  
2.3.9  
SMM Regions  
SMM Space Enabled  
Transaction Address Space  
DRAM Space (DRAM)  
Compatible  
000A_0000h to 000B_FFFFh  
000A_0000h to 000B_FFFFh  
(TOLUD – STOLEN – TSEG) to  
TOLUD –STOLEN  
(TOLUD – STOLEN – TSEG) to  
TOLUD – STOLEN  
TSEG  
SMM and VGA Access through GTT TLB  
Accesses through GTT TLB address translation SMM DRAM space are not allowed.  
Writes will be routed to Memory address 000C_0000h with byte enables de-asserted  
and reads will be routed to Memory address 000C_0000h. If a GTT TLB translated  
address hits SMM DRAM space, the graphics device will report a page table error.  
PCI Express and DMI Interface originated accesses are never allowed to access SMM  
space directly or through the GTT TLB address translation. If a GTT TLB translated  
address hits enabled SMM DRAM space, the graphics device will report a page table  
error.  
PCI Express and DMI Interface write accesses through GMADR range will not be  
snooped. Only PCI Express and DMI assesses to GMADR linear range (defined using  
fence registers) are supported. PCI Express and DMI Interface tileY and tileX writes to  
GMADR are not supported. If, when translated, the resulting physical address is to  
enable SMM DRAM space, the request will be remapped to address 000C_0000h with  
de-asserted byte enables.  
PCI Express and DMI Interface read accesses to the GMADR range are not supported;  
therefore, will have no address translation concerns. PCI Express and DMI Interface  
reads to GMADR will be remapped to address 000C_0000h. The read will complete with  
UR (unsupported request) completion status.  
GTT fetches are always decoded (at fetch time) to ensure not in SMM (actually,  
anything above base of TSEG or 640 KB–1 MB). Thus, they will be invalid and go to  
address 000C_0000h, but that is not specific to PCI Express or DMI; it applies to  
processor or internal graphics engines.  
2.3.10  
ME Stolen Memory Accesses  
There are only 2 ways to legally access Intel ME stolen memory:  
• PCH accesses mapped to VCm will be decoded to ensure only Intel ME stolen  
memory is targeted. These VCm accesses will route non-snooped directly to DRAM.  
This is the means by which the Intel MEengine (located within the PCH) is able to  
access the Intel ME stolen range.  
• The Display engine is allowed to access Intel ME stolen memory as part of KVM  
flows. Specifically, Display initiated HHP reads (for displaying a KVM frame) and  
display initiated LP non-snoop writes (for display writing a KVM captured frame) to  
Intel ME stolen memory are allowed.  
Datasheet, Volume 2  
37