欢迎访问ic37.com |
会员登录 免费注册
发布采购

326769-002 参数 Datasheet PDF下载

326769-002图片预览
型号: 326769-002
PDF下载: 下载PDF文件 查看货源
内容描述: 移动第三代英特尔®科雷亚?? ¢处理器家族 [Mobile 3rd Generation Intel® Core™ Processor Family]
分类和应用:
文件页数/大小: 342 页 / 2513 K
品牌: INTEL [ INTEL ]
 浏览型号326769-002的Datasheet PDF文件第286页浏览型号326769-002的Datasheet PDF文件第287页浏览型号326769-002的Datasheet PDF文件第288页浏览型号326769-002的Datasheet PDF文件第289页浏览型号326769-002的Datasheet PDF文件第291页浏览型号326769-002的Datasheet PDF文件第292页浏览型号326769-002的Datasheet PDF文件第293页浏览型号326769-002的Datasheet PDF文件第294页  
Processor Configuration Registers  
2.18.28 IVA_REG—Invalidate Address Register  
This register provides the DMA address whose corresponding IOTLB entry needs to be  
invalidated through the corresponding IOTLB Invalidate register. This register is a  
write-only register.  
B/D/F/Type:  
Address Offset:  
Reset Value:  
Access:  
0/0/0/GFXVTBAR  
100–107h  
0000000000000000h  
RW  
64 bits  
00000000h  
Size:  
BIOS Optimal Default  
Reset  
Value  
RST/  
PWR  
Bit  
Access  
Description  
63:39  
RO  
0h  
0000000h  
0h  
Reserved (RSVD)  
Address (ADDR)  
Software provides the DMA address that needs to be page-  
selectively invalidated. To make a page-selective invalidation  
request to hardware, software must first write the appropriate  
fields in this register, and then issue the appropriate page-  
selective invalidate command through the IOTLB_REG. Hardware  
ignores bits 63: N, where N is the maximum guest address width  
(MGAW) supported.  
38:12  
11:7  
RW  
RO  
Uncore  
Reserved (RSVD)  
Invalidation Hint (IH)  
The field provides hint to hardware about preserving or flushing  
the non-leaf (page-directory) entries that may be cached in  
hardware:  
0 = Software may have modified both leaf and non-leaf page-  
table entries corresponding to mappings specified in the  
ADDR and AM fields. On a page-selective invalidation  
request, hardware must flush both the cached leaf and non-  
leaf page-table entries corresponding to the mappings  
specified by ADDR and AM fields.  
6
RW  
0h  
Uncore  
1 = Software has not modified any non-leaf page-table entries  
corresponding to mappings specified in the ADDR and AM  
fields. On a page-selective invalidation request, hardware  
may preserve the cached non-leaf page-table entries  
corresponding to mappings specified by ADDR and AM fields.  
Address Mask (AM)  
The value in this field specifies the number of low order bits of  
the ADDR field that must be masked for the invalidation  
operation. This field enables software to request invalidation of  
contiguous mappings for size-aligned regions. For example:  
Mask ADDR bits  
Value masked  
Pages  
invalidated  
0
1
2
3
4
None  
12  
13:12  
14:12  
15:12  
1
2
4
8
5:0  
RW  
00h  
Uncore  
16  
When invalidating mappings for super-pages, software must  
specify the appropriate mask value. For example, when  
invalidating mapping for a 2 MB page, software must specify an  
address mask value of at least 9.  
Hardware implementations report the maximum supported mask  
value through the Capability register.  
290  
Datasheet, Volume 2