欢迎访问ic37.com |
会员登录 免费注册
发布采购

325119-001 参数 Datasheet PDF下载

325119-001图片预览
型号: 325119-001
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔® Xeon®处理器E7-8800 / 2800分之4800产品系列 [Intel® Xeon® Processor E7-8800/4800/2800 Product Families]
分类和应用:
文件页数/大小: 174 页 / 3951 K
品牌: INTEL [ INTEL ]
 浏览型号325119-001的Datasheet PDF文件第26页浏览型号325119-001的Datasheet PDF文件第27页浏览型号325119-001的Datasheet PDF文件第28页浏览型号325119-001的Datasheet PDF文件第29页浏览型号325119-001的Datasheet PDF文件第31页浏览型号325119-001的Datasheet PDF文件第32页浏览型号325119-001的Datasheet PDF文件第33页浏览型号325119-001的Datasheet PDF文件第34页  
Electrical Specifications  
Table 2-10. Link Speed Independent Specifications (Sheet 2 of 2)  
Symbol  
Parameter  
Min  
Nom  
Max  
Unit  
Notes  
T
Skew between first to last  
data termination meeting  
RX_LOW_CM_DC  
128  
1.5  
20K  
32  
UI  
μs  
UI  
DATA_TERM_SKEW  
Z
T
Time taken by inband  
reset detector to sense  
Inband Reset  
INBAND_RESET_  
SENSE  
Tclk  
Time taken by clock  
detector to observe clock  
stability  
_DET  
T
Time taken by clock  
frequency detector to  
decide slow vs.  
Reference Clock  
Cycles  
CLK_FREQ_DET  
operational clock after  
stable clock  
T
T
Phase variability between  
reference Clk (at Tx input)  
and Tx output.  
500  
psec  
psec  
UI  
Refclk-Tx-Variability  
Refclk-Rx-Variability  
D+/D-RX-Skew  
Phase variability between 1000  
reference Clk (at Rx  
input) and Rx output.  
L
Phase skew between D+  
and D- lines for any data  
bit at Rx  
0.03  
BER  
Bit Error Rate per lane  
1.0E-14  
VIO  
Events  
mV  
mV  
V
Lane  
valid for 4.8 and 6.4 GT/s  
Voh_bscan  
Vol_bscan  
Vih_bcan  
Vil_bscan  
Output high during  
boundary scan  
VIO-100  
Output low during  
boundary scan  
0
100  
Input high during  
boundary scan  
0.86 * VIO  
Output low during  
boundary scan  
0.40 * VIO  
V
Notes:  
1.  
Return loss specifications for receiver package are not provided. However, maintaining a well impedance  
matched and low loss receiver package is crucial for a successful silicon operation, including maintaining as  
low as possible on-die capacitance.  
2.  
Used during initialization. It is the state of “OFF” condition for the receiver when only the minimum  
termination is connected  
2.5.2  
Intel QPI Electrical Specifications  
The applicability of this section applies to Intel QPI within a links-based Enterprise MP  
class server platform. This section contains information for slow boot up speed (1/4  
frequency of the reference clock), 4.8 GT/s, and 6.4 GT/s.  
The transfer rates available for the Intel Xeon Processor E7-8800/4800/2800 Product  
Families processor are shown in Table 2-11.  
Table 2-11. Clock Frequency Table  
Intel QPI System Interface  
Forwarded Clock Frequency  
Intel QPI System Interface  
Data Transfer Rate  
1
33.33 MHz  
2.40 GHz  
3.20 GHz  
66.66 MT/s  
4.8 GT/s  
6.4 GT/s  
30  
Datasheet Volume 1 of 2  
 复制成功!