欢迎访问ic37.com |
会员登录 免费注册
发布采购

317607-001 参数 Datasheet PDF下载

317607-001图片预览
型号: 317607-001
PDF下载: 下载PDF文件 查看货源
内容描述: Express芯片组 [Express Chipset]
分类和应用:
文件页数/大小: 351 页 / 2481 K
品牌: INTEL [ INTEL ]
 浏览型号317607-001的Datasheet PDF文件第280页浏览型号317607-001的Datasheet PDF文件第281页浏览型号317607-001的Datasheet PDF文件第282页浏览型号317607-001的Datasheet PDF文件第283页浏览型号317607-001的Datasheet PDF文件第285页浏览型号317607-001的Datasheet PDF文件第286页浏览型号317607-001的Datasheet PDF文件第287页浏览型号317607-001的Datasheet PDF文件第288页  
Functional Description  
10.2  
System Memory Controller  
This section describes the GMCH memory controller interface.  
10.2.1  
Memory Organization Modes  
The system memory controller supports two styles of memory organization  
(Interleaved and Asymmetric). Rules for populating DIMM slots are included in this  
section.  
Table 10-1. Sample System Memory Organization with Interleaved Channels  
Channel A  
population  
Cumulative  
top address  
in Channel A  
Channel B  
population  
Cumulative  
top address  
in Channel B  
Rank 3  
Rank 2  
Rank 1  
Rank 0  
0 MB  
2560 MB  
2560 MB  
2048 MB  
1024 MB  
0 MB  
2560 MB  
2560 MB  
2048 MB  
1024 MB  
256 MB  
512 MB  
512 MB  
256 MB  
512 MB  
512 MB  
Table 10-2. Sample System Memory Organization with Asymmetric Channels  
Channel A  
population  
Cumulative  
top address  
in Channel A  
Channel B  
population  
Cumulative  
top address  
in Channel B  
Rank 3  
Rank 2  
Rank 1  
Rank 0  
0 MB  
1280 MB  
1280 MB  
1024 MB  
512 MB  
0 MB  
2560 MB  
2560 MB  
2304 MB  
1792 MB  
256 MB  
512 MB  
512 MB  
256 MB  
512 MB  
512 MB  
Interleaved Mode  
This mode provides maximum performance on real applications. Addresses are ping-  
ponged between the channels, and the switch happens after each cache line (64 byte  
boundary). If two consecutive cache lines are requested, both may be retrieved  
simultaneously, since they are guaranteed to be on opposite channels. The drawbacks  
of Interleaved Mode are that the system designer must populate both channels of  
memory such that they have equal capacity, but the technology and device width may  
vary from one channel to the other.  
Asymmetric Mode  
This mode trades performance for system design flexibility. Unlike the previous mode,  
addresses start in channel A and stay there until the end of the highest rank in  
channel A, then addresses continue from the bottom of channel B to the top. Real  
world applications are unlikely to make requests that alternate between addresses  
that sit on opposite channels with this memory organization, so in most cases,  
bandwidth will be limited to that of a single channel. The system designer is free to  
284  
Datasheet  
 
 复制成功!