欢迎访问ic37.com |
会员登录 免费注册
发布采购

317607-001 参数 Datasheet PDF下载

317607-001图片预览
型号: 317607-001
PDF下载: 下载PDF文件 查看货源
内容描述: Express芯片组 [Express Chipset]
分类和应用:
文件页数/大小: 351 页 / 2481 K
品牌: INTEL [ INTEL ]
 浏览型号317607-001的Datasheet PDF文件第233页浏览型号317607-001的Datasheet PDF文件第234页浏览型号317607-001的Datasheet PDF文件第235页浏览型号317607-001的Datasheet PDF文件第236页浏览型号317607-001的Datasheet PDF文件第238页浏览型号317607-001的Datasheet PDF文件第239页浏览型号317607-001的Datasheet PDF文件第240页浏览型号317607-001的Datasheet PDF文件第241页  
Integrated Graphics Device Registers (D2:F0,F1)  
8.1.22  
MGGC— Mirror of Dev0 GMCH Graphics Control Register  
B/D/F/Type:  
Address Offset:  
Default Value:  
Access:  
0/2/0/PCI  
52–53h  
0030h  
RO  
Size:  
16 bits  
Bit  
15:7  
6:4  
Access &  
Description  
Default  
RO  
0s  
Reserved  
RO  
011b  
Graphics Mode Select (GMS): This field is used to select the  
amount of Main Memory that is pre-allocated to support the Internal  
Graphics device in VGA (non-linear) and Native (linear) modes. The  
BIOS ensures that memory is pre-allocated only when Internal  
graphics is enabled.  
000 = No memory pre-allocated. Device 2 (IGD) does not claim VGA  
cycles (Mem and IO), and the Sub-Class Code field within  
Device 2 function 0 Class Code register is 80.  
001 = DVMT (UMA) mode, 1 MB of memory pre-allocated for frame  
buffer.  
010 = Reserved  
011 = DVMT (UMA) mode, 8 MB of memory pre-allocated for frame  
buffer.  
100 = Reserved  
101 = Reserved  
110 = Reserved  
111 = Reserved  
Note: This register is locked and becomes Read Only when the  
D_LCK bit in the  
SMRAM register is set.  
Reserved  
3:2  
1
RO  
00b  
RO  
0b  
IGD VGA Disable (IVD):  
0 = Enable. Device 2 (IGD) claims VGA memory and I/O cycles, the  
Sub-Class Code within Device 2 Class Code register is 00.  
1 = Disable. Device 2 (IGD) does not claim VGA cycles (Memory and  
I/O), and the Sub- Class Code field within Device 2, Function 0  
Class Code register is 80h.  
0
RO  
0b  
Reserved  
Datasheet  
237