欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM188EM-20VIW 参数 Datasheet PDF下载

AM188EM-20VIW图片预览
型号: AM188EM-20VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM188EM-20VIW的Datasheet PDF文件第35页浏览型号AM188EM-20VIW的Datasheet PDF文件第36页浏览型号AM188EM-20VIW的Datasheet PDF文件第37页浏览型号AM188EM-20VIW的Datasheet PDF文件第38页浏览型号AM188EM-20VIW的Datasheet PDF文件第40页浏览型号AM188EM-20VIW的Datasheet PDF文件第41页浏览型号AM188EM-20VIW的Datasheet PDF文件第42页浏览型号AM188EM-20VIW的Datasheet PDF文件第43页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
2.2.36 sdataSerial Data (synchronous inout)  
The sdata pin connects a slave device to synchronous serial transmit and receive data. The last  
value is retained on this pin when it is inactive.  
2.2.37 sden1sden0Serial Data Enables (synchronous outputs with tristate)  
The sden1sden0 pins facilitate the transfer of data on ports 1 and 0 of the Synchronous Serial  
Interface (SSI). Either sden1 or sden0 is asserted by the microcontroller at the start of the data  
transfer and is de-asserted when the transfer is completed. These pins are held low by the  
microcontroller when they are inactive.  
2.2.38 srdy/pio6Synchronous Ready (synchronous level-sensitive input)  
This signal is an active high input synchronized to clkouta and indicates to the microcontroller  
that a data transfer will be completed by the addressed memory space or I/O device.  
In contrast to the Asynchronous Ready (ardy), which requires internal synchronization, srdy  
permits easier system timing because it already synchronized. Tying srdy high will always assert  
this ready condition. Tying it low will give control to ardy.  
2.2.39 tmrin0/pio11Timer Input 0 (synchronous edge-sensitive input)  
This signal may be either a clock or control signal for the internal Timer 0. The timer is  
incremented by the microcontroller after it synchronizes a rising edge of tmrin0. When not used,  
tmrin0 must be tied high, or when used as pio11, it is pulled up internally.  
2.2.40 tmrin1/pio0Timer Input 1 (synchronous edge-sensitive input)  
This signal may be either a clock or control signal for the internal Timer 1. The timer is  
incremented by the microcontroller after it synchronizes a rising edge of tmrin1. When not used,  
tmrin1 must be tied high, or when used as pio0, it is pulled up internally.  
2.2.41 tmrout0/pio10Timer Output 0 (synchronous output)  
This signal provides the system with a single pulse or a continuous waveform with a  
programmable duty cycle. It is tristated during a bus hold or reset.  
2.2.42 tmrout1/pio1Timer Output 1 (synchronous output)  
This signal provides the system with a single pulse or a continuous waveform with a  
programmable duty cycle. It is tristated during a bus hold or reset.  
2.2.43 txd/pio22Transmit Data (asynchronous output)  
This pin provides the system with asynchronous serial transmit data from the serial port.  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 39 of 146  
1-888-824-4184  
 复制成功!