欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM188EM-20VIW 参数 Datasheet PDF下载

AM188EM-20VIW图片预览
型号: AM188EM-20VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM188EM-20VIW的Datasheet PDF文件第32页浏览型号AM188EM-20VIW的Datasheet PDF文件第33页浏览型号AM188EM-20VIW的Datasheet PDF文件第34页浏览型号AM188EM-20VIW的Datasheet PDF文件第35页浏览型号AM188EM-20VIW的Datasheet PDF文件第37页浏览型号AM188EM-20VIW的Datasheet PDF文件第38页浏览型号AM188EM-20VIW的Datasheet PDF文件第39页浏览型号AM188EM-20VIW的Datasheet PDF文件第40页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
The nmi is not involved in the priority resolution process that deals with the maskable interrupts  
and does not have an associated interrupt flag. This allows for a new nmi request to interrupt an  
nmi service routine that is already underway. When an interrupt is taken by the processor the  
interrupt flag IF is cleared, disabling the maskable interrupts. If the maskable interrupts are  
reenabled during the nmi service routine (e.g., by use of STI instruction), the priority resolution  
of maskable interrupts will be unaffected by the servicing of the non-maskable interrupt (NMI).  
Note: For this reason, it is strongly recommended that the NMI interrupt  
service routine does not enable the maskable interrupts.  
2.2.25 pcs3_npcs0_n (pio19pio16)Peripheral Chip Selects 30 (synchronous  
outputs)  
The pcs3_npcs0_n pins provide an indication that a memory access is underway for the  
corresponding region of the peripheral memory block (I/O or memory address space). The base  
address of the peripheral memory block is programmable. The pins are held high during both  
bus hold and reset. These outputs are asserted with the ad address bus over a 256-byte range  
each.  
2.2.26 pcs5_n/a1Peripheral Chip Select 5 (synchronous output)/Latched Address Bit 1  
(synchronous output)  
The pcs5_n signal provides an indication that a memory access is underway for the sixth region  
of the peripheral memory block (I/O or memory address space). The base address of the  
peripheral memory block is programmable. The pcs5_n is held high during both bus hold and  
reset. This output is asserted with the ad address bus over a 256-byte range.  
This a1 pin provides an internally latched address bit 1 to the system when the EX bit (Bit [7]) in  
the mcs_n and pcs_n auxiliary (MPCS) register is 0. It retains its previously latched value  
during a bus hold.  
2.2.27 pcs6_n/a2Peripheral Chip Select 6 (synchronous output)/latched Address Bit 2  
(synchronous output)  
The pcs6_n signal provides an indication that a memory access is underway for the seventh  
region of the peripheral memory block (I/O or memory address space). The base address of the  
peripheral memory block is programmable. The pcs6_n is held high during both bus hold and  
reset. This output is asserted with the ad address bus over a 256-byte range.  
The a2 pin provides an internally latched address Bit [2] to the system when the EX bit (Bit [7])  
in the mcs_n and pcs_n auxiliary (MPCS) register is 0. It retains its previously latched value  
during a bus hold.  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 36 of 146  
1-888-824-4184