TLD7002-16ES
Datasheet
9 Communication interface
Table 36
Master request byte overview
Bits Type Description
Field
MRC
[7:6]
w
Rolling Counter, 2 bit counter value, master needs to increment in every
data transmission
0x00 default (start) value
Data Length Code
Function
DLC
FUN
[5:3]
[2:0]
w
w
The bits DLC[5:3] represent the data length code and is defined as shown in the next table.
Table 37 DLC field overview
DLC - Data Length Code
data length in words - multiple of 2 bytes
D2
0
D1
0
D0
0
0 words, 0 bytes
1 word, 2 bytes
0
0
1
0
1
0
2 words, 4 bytes
4 words, 8 bytes
8 words, 16 bytes
12 words, 24 bytes
16 words, 32 bytes
32 words, 64 bytes
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
The bits FUN[2:0] represent the desired function request as listed in the table below.
Table 38
Function request field overview
Function bits
Function
F0
F2
0
F1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Broadcast duty cycle synchronization
0
Duty cycle shadow register update
Request diagnostics
Hardware control frame
Write register
0
0
1
1
Read register
1
Power mode change
Reserved
1
The device increments the 2-bit master rolling counter MRC counter on every received valid master request frame
despite the address field.
A MRC fail is detected if there is a mismatch between the received MRC and the internal MRC counter.
The internal MRC counter is loaded afer a mismatch condition with the received MRC.
Datasheet
69
Rev.1.00
2022-05-03