欢迎访问ic37.com |
会员登录 免费注册
发布采购

TDA5235 参数 Datasheet PDF下载

TDA5235图片预览
型号: TDA5235
PDF下载: 下载PDF文件 查看货源
内容描述: 增强灵敏度双配置接收器,具有数字基带处理 [Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing]
分类和应用:
文件页数/大小: 259 页 / 6799 K
品牌: INFINEON [ Infineon ]
 浏览型号TDA5235的Datasheet PDF文件第171页浏览型号TDA5235的Datasheet PDF文件第172页浏览型号TDA5235的Datasheet PDF文件第173页浏览型号TDA5235的Datasheet PDF文件第174页浏览型号TDA5235的Datasheet PDF文件第176页浏览型号TDA5235的Datasheet PDF文件第177页浏览型号TDA5235的Datasheet PDF文件第178页浏览型号TDA5235的Datasheet PDF文件第179页  
TDA5235  
Appendix  
Register Overview  
Table 2  
Register Overview and Reset Value (cont’d)  
Register Short Name  
PPCFG0  
Register Long Name  
Offset Address Reset Value  
PP0 and PP1 Configuration Register  
PP2 and PP3 Configuration Register  
PPx Port Configuration Register  
RX RUN Configuration Register 0  
RX RUN Configuration Register 1  
Clock Divider Register 0  
081H  
082H  
083H  
084H  
085H  
086H  
087H  
088H  
089H  
08AH  
08BH  
08CH  
08DH  
08EH  
08FH  
090H  
091H  
092H  
50H  
12H  
00H  
FFH  
FFH  
0BH  
00H  
00H  
07H  
07H  
04H  
10H  
00H  
01H  
00H  
80H  
80H  
1EH  
PPCFG1  
PPCFG2  
RXRUNCFG0  
RXRUNCFG1  
CLKOUT0  
CLKOUT1  
Clock Divider Register 1  
CLKOUT2  
Clock Divider Register 2  
RFC  
RF Control Register  
BPFCALCFG0  
BPFCALCFG1  
XTALCAL0  
XTALCAL1  
RSSIMONC  
ADCINSEL  
RSSIOFFS  
RSSISLOPE  
CDRDRTHRP  
BPF Calibration Configuration Register 0  
BPF Calibration Configuration Register 1  
XTAL Coarse Calibration Register  
XTAL Fine Calibration Register  
RSSI Monitor Configuration Register  
ADC Input Selection Register  
RSSI Offset Register  
RSSI Slope Register  
CDR Data Rate Acceptance Positive Threshold  
Register  
CDRDRTHRN  
CDR Data Rate Acceptance Negative Threshold 093H  
Register  
23H  
IM0  
Interrupt Mask Register 0  
094H  
096H  
097H  
098H  
099H  
09AH  
09BH  
09CH  
09DH  
09EH  
09FH  
0A4H  
0A5H  
0A6H  
0A7H  
0A8H  
0AAH  
00H  
01H  
01H  
00H  
01H  
01H  
00H  
01H  
00H  
01H  
00H  
00H  
04H  
10H  
00H  
FFH  
00H  
SPMAP  
Self Polling Mode Active Periods Register  
Self Polling Mode Idle Periods Register  
Self Polling Mode Control Register  
SPMIP  
SPMC  
SPMRT  
Self Polling Mode Reference Timer Register  
Self Polling Mode Off Time Register 0  
Self Polling Mode Off Time Register 1  
Self Polling Mode On Time Config A Register 0  
Self Polling Mode On Time Config A Register 1  
Self Polling Mode On Time Config B Register 0  
Self Polling Mode On Time Config B Register 1  
External Processing Command Register  
Chip Mode Control Register 1  
SPMOFFT0  
SPMOFFT1  
SPMONTA0  
SPMONTA1  
SPMONTB0  
SPMONTB1  
EXTPCMD  
CMC1  
CMC0  
Chip Mode Control Register 0  
RSSIPWU  
IS0  
Wakeup Peak Detector Readout Register  
Interrupt Status Register 0  
RFPLLACC  
RF PLL Actual Channel and Configuration  
Register  
Data Sheet  
175  
V1.0, 2010-02-19  
 复制成功!