欢迎访问ic37.com |
会员登录 免费注册
发布采购

TDA5235 参数 Datasheet PDF下载

TDA5235图片预览
型号: TDA5235
PDF下载: 下载PDF文件 查看货源
内容描述: 增强灵敏度双配置接收器,具有数字基带处理 [Enhanced Sensitivity Double-Configuration Receiver with Digital Baseband Processing]
分类和应用:
文件页数/大小: 259 页 / 6799 K
品牌: INFINEON [ Infineon ]
 浏览型号TDA5235的Datasheet PDF文件第169页浏览型号TDA5235的Datasheet PDF文件第170页浏览型号TDA5235的Datasheet PDF文件第171页浏览型号TDA5235的Datasheet PDF文件第172页浏览型号TDA5235的Datasheet PDF文件第174页浏览型号TDA5235的Datasheet PDF文件第175页浏览型号TDA5235的Datasheet PDF文件第176页浏览型号TDA5235的Datasheet PDF文件第177页  
TDA5235  
Appendix  
Register Overview  
Table 2  
Register Overview and Reset Value (cont’d)  
Register Short Name  
A_MID16  
Register Long Name  
Offset Address Reset Value  
Message ID Register 16  
Message ID Register 17  
Message ID Register 18  
Message ID Register 19  
Message ID Control Register 0  
Message ID Control Register 1  
IF1 Register  
010H  
011H  
012H  
013H  
014H  
015H  
016H  
017H  
018H  
019H  
01AH  
00H  
00H  
00H  
00H  
00H  
00H  
20H  
04H  
00H  
00H  
00H  
00H  
FFH  
A_MID17  
A_MID18  
A_MID19  
A_MIDC0  
A_MIDC1  
A_IF1  
A_WUC  
Wake-Up Control Register  
Wake-Up Pattern Register 0  
Wake-Up Pattern Register 1  
Wake-Up Bit or Chip Count Register  
A_WUPAT0  
A_WUPAT1  
A_WUBCNT  
A_WURSSITH1  
A_WURSSIBL1  
RSSI Wake-Up Threshold for Channel 1 Register 01BH  
RSSI Wake-Up Blocking Level Low Channel 1  
Register  
01CH  
A_WURSSIBH1  
RSSI Wake-Up Blocking Level High Channel 1  
Register  
01DH  
00H  
A_SIGDETSAT  
A_WULOT  
Signal Detector Saturation Threshold Register  
Wake-up on Level Observation Time Register  
Synchronization Search Time-Out Register  
SYNC Timeout Timer Register  
024H  
025H  
026H  
027H  
028H  
029H  
02AH  
02BH  
02CH  
02DH  
02EH  
02FH  
030H  
031H  
032H  
033H  
034H  
035H  
036H  
037H  
038H  
039H  
03AH  
10H  
00H  
87H  
FFH  
00H  
00H  
02H  
00H  
00H  
00H  
00H  
00H  
00H  
42H  
00H  
2BH  
03H  
08H  
40H  
00H  
07H  
00H  
00H  
A_SYSRCTO  
A_TOTIM_SYNC  
A_TOTIM_TSI  
A_TOTIM_EOM  
A_AFCLIMIT  
A_AFCAGCD  
A_AFCSFCFG  
A_AFCK1CFG0  
A_AFCK1CFG1  
A_AFCK2CFG0  
A_AFCK2CFG1  
A_PMFUDSF  
A_AGCSFCFG  
A_AGCCFG0  
A_AGCCFG1  
A_AGCTHR  
TSI Timeout Timer Register  
EOM Timeout Timer Register  
AFC Limit Configuration Register  
AFC/AGC Freeze Delay Register  
AFC Start/Freeze Configuration Register  
AFC Integrator 1 Gain Register 0  
AFC Integrator 1 Gain Register 1  
AFC Integrator 2 Gain Register 0  
AFC Integrator 2 Gain Register 1  
Peak Memory Filter Up-Down Factor Register  
AGC Start/Freeze Configuration Register  
AGC Configuration Register 0  
AGC Configuration Register 1  
AGC Threshold Register  
A_DIGRXC  
Digital Receiver Configuration Register  
RSSI Peak Detector Bit Position Register  
Image Supression Fc Selection Register  
Pre Decimation Factor Register  
A_PKBITPOS  
A_ISUPFCSEL  
A_PDECF  
A_PDECSCFSK  
Pre Decimation Scaling Register FSK Mode  
Data Sheet  
173  
V1.0, 2010-02-19  
 复制成功!