欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC1796 参数 Datasheet PDF下载

TC1796图片预览
型号: TC1796
PDF下载: 下载PDF文件 查看货源
内容描述: 32位单芯片微控制器的TriCore [32-Bit Single-Chip Microcontroller TriCore]
分类和应用: 微控制器
文件页数/大小: 134 页 / 3662 K
品牌: INFINEON [ Infineon ]
 浏览型号TC1796的Datasheet PDF文件第69页浏览型号TC1796的Datasheet PDF文件第70页浏览型号TC1796的Datasheet PDF文件第71页浏览型号TC1796的Datasheet PDF文件第72页浏览型号TC1796的Datasheet PDF文件第74页浏览型号TC1796的Datasheet PDF文件第75页浏览型号TC1796的Datasheet PDF文件第76页浏览型号TC1796的Datasheet PDF文件第77页  
TC1796  
Functional Description  
3.21  
Power Management System  
The TC1796 power management system allows software to configure the various  
processing units so that they automatically adjust to draw the minimum necessary power  
for the application. There are three power management modes:  
Run Mode  
Idle Mode  
Sleep Mode  
The operation of each system component in each of these states can be configured by  
software. The power-management modes provide flexible reduction of power  
consumption through a combination of techniques, including stopping the CPU clock,  
stopping the clocks of other system components individually, and individually clock-  
speed reduction of some peripheral components.  
Besides these explicit software-controlled power-saving modes, in the TC1796 special  
attention has been paid for automatic power-saving in those operating units which are  
currently not required or idle. In that case they are shut off automatically until their  
operation is required again.  
Table 8 describes the features of the power management modes.  
Table 8  
Mode  
Run  
Power Management Mode Summary  
Description  
The system is fully operational. All clocks and peripherals are enabled,  
as determined by software.  
Idle  
The CPU clock is disabled, waiting for a condition to return it to Run  
Mode. Idle Mode can be entered by software when the processor has no  
active tasks to perform. All peripherals remain powered and clocked.  
Processor memory is accessible to peripherals. A reset, Watchdog Timer  
event, a falling edge on the NMI pin, or any enabled interrupt event will  
return the system to Run Mode.  
Sleep  
The system clock signal is distributed only to those peripherals  
programmed to operate in Sleep Mode. The other peripheral module will  
be shut down by the suspend signal. Interrupts from operating  
peripherals, the Watchdog Timer, a falling edge on the NMI pin, or a reset  
event will return the system to Run Mode. Entering this state requires an  
orderly shut-down controlled by the Power Management State Machine.  
In typical operation, Idle Mode and Sleep Mode may be entered and exited frequently  
during the run time of an application. For example, system software will typically cause  
the CPU to enter Idle Mode each time it has to wait for an interrupt before continuing its  
tasks. In Sleep Mode and Idle Mode, wake-up is performed automatically when any  
enabled interrupt signal is detected, or if the Watchdog Timer signals the CPU with an  
NMI trap.  
Data Sheet  
73  
V1.0, 2008-04  
 复制成功!