欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第510页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第511页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第512页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第513页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第515页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第516页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第517页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第518页  
TC39x BC/BD-Step  
Electrical SpecificationFlash Target Parameters  
3) Under out-of-spec conditions (e.g. over-cycling) or in case of activation of WL oriented defects, the duration of erase processes  
may be increased by up to 50%.  
4) Using 512 kByte / 256 kByte erase commands (PFlash / DFlash).  
5) If the DataFlash is operated in Complement Sensing Mode the erase time is increased by erase_size / 32kByte x  
tER_ADDC32C  
6) Allows segmentation of addressable memory into 8 logical sectors; round robin cycling must still be done to consider erase  
disturb limit NDFD  
7) Allows segmentation of addressable memory into 6 logical sectors; round robin cycling must still be done to consider erase  
disturb limit NDFD  
8) Only valid when a robust EEPROM emulation algorithm is used. For more details see the Users Manual.  
.
.
Data Sheet  
514  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!