欢迎访问ic37.com |
会员登录 免费注册
发布采购

CYPD7291-68LDXS 参数 Datasheet PDF下载

CYPD7291-68LDXS图片预览
型号: CYPD7291-68LDXS
PDF下载: 下载PDF文件 查看货源
内容描述: [EZ-PD™ CCG7D CYPD7291-68LDXS is the tray packing type option belonging to EZ-PD™ CCG7D family of Infineon’s highly integrated dual-port USB-C Power Delivery (PD) with integrated buck-boost controller for automotive in-cabin charger applications.]
分类和应用: 光电二极管
文件页数/大小: 56 页 / 581 K
品牌: INFINEON [ Infineon ]
 浏览型号CYPD7291-68LDXS的Datasheet PDF文件第30页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第31页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第32页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第33页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第35页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第36页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第37页浏览型号CYPD7291-68LDXS的Datasheet PDF文件第38页  
EZ-PD™ CCG7D Automotive USB Type-C and Buck-boost Controller  
Dual-port  
Electrical specifications  
6.2.2  
CPU  
Table 10  
CPU specifications  
Spec ID  
Parameter Description  
Min  
Typ  
Max Unit Details/conditions  
–40°C TA +105°C,  
SID.CLK#4  
FCPU  
CPU input frequency  
48  
MHz  
All VDDD  
Wakeup from Deep  
Sleep mode  
External reset pulse  
width  
SID.PWR#19 TDEEPSLEEP  
SYS.XRES#5 TXRES  
35  
µs  
5
Power-up to “Ready to  
SYS.FES#1  
T_PWR_RDY  
accept I2C/CC  
5
25  
ms  
command”  
6.2.3  
GPIO  
Table 11  
GPIO DC specifications  
Spec ID  
Parameter Description  
Min  
Typ  
Max  
Unit Details/conditions  
Input voltage HIGH  
threshold  
SID.GIO#9  
VIH_CMOS  
0.7 × VDDD  
CMOS input  
V
Input voltage LOW  
threshold  
Output voltage  
HIGH level  
SID.GIO#10 VIL_CMOS  
VDDD – 0.6  
0.3 × VDDD  
IOH = –4 mA,  
SID.GIO#7  
SID.GIO#8  
SID.GIO#2  
SID.GIO#3  
VOH_3V  
VOL_3V  
Rpu  
–40°C TA +105°C  
IOL = 10 mA,  
–40°C TA +105°C  
Output voltage  
LOW level  
0.6  
Pull-up resistor  
when enabled  
Pull-down resistor  
when enabled  
Input leakage  
current (absolute  
value)  
3.5  
5.6  
8.5  
2
k–40°C TA +105°C  
Rpd  
SID.GIO#4  
IIL  
nA +25°C TA, 3-V VDDD  
3
–40°C TA +105°C,  
pF Capacitance on DP, DM  
pins  
Max pin  
capacitance  
SID.GIO#5  
SID.GIO#6  
CPIN_A  
CPIN  
22  
7
Max pin  
capacitance  
–40°C TA +105°C,  
ALL VDDD, All other I/Os  
pF  
SID.GIO#11 VIHTTL  
SID.GIO#12 VILTTL  
LVTTL input  
LVTTL input  
2
0.8  
V
–40°C TA +105°C  
Input hysteresis,  
SID.GIO#13 VHYSTTL  
SID.GIO#14 VHYSCMOS  
100  
VDDD > 2.7 V  
LVTTL, VDDD > 2.7 V  
mV  
Input hysteresis  
CMOS  
0.1 × VDDD  
Datasheet  
34  
002-28172 Rev. *N  
2023-01-31  
 复制成功!