欢迎访问ic37.com |
会员登录 免费注册
发布采购

BTS712N1 参数 Datasheet PDF下载

BTS712N1图片预览
型号: BTS712N1
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道海赛德智能电源开关(过载保护电流限制,短路保护热关断) [Smart Four Channel Highside Power Switch (Overload protection Current limitation Short-circuit protection Thermal shutdown)]
分类和应用: 开关电源开关过载保护
文件页数/大小: 14 页 / 187 K
品牌: INFINEON [ Infineon ]
 浏览型号BTS712N1的Datasheet PDF文件第1页浏览型号BTS712N1的Datasheet PDF文件第2页浏览型号BTS712N1的Datasheet PDF文件第4页浏览型号BTS712N1的Datasheet PDF文件第5页浏览型号BTS712N1的Datasheet PDF文件第6页浏览型号BTS712N1的Datasheet PDF文件第7页浏览型号BTS712N1的Datasheet PDF文件第8页浏览型号BTS712N1的Datasheet PDF文件第9页  
BTS 712 N1  
Maximum Ratings at Tj = 25°C unless otherwise specified  
Parameter  
Symbol  
Values  
Unit  
Load current (Short-circuit current, see page 5)  
IL  
self-limited  
60  
A
V
4)  
Load dump protection2) VLoadDump = UA + Vs, UA = 13.5 V VLoad dump  
RI3) = 2 , td = 200 ms; IN= low or high,  
each channel loaded with RL = 7.1,  
Operating temperature range  
Storage temperature range  
Power dissipation (DC)5  
(all channels active)  
Tj  
Tstg  
-40 ...+150  
-55 ...+150  
°C  
W
Ta = 25°C: Ptot  
Ta = 85°C:  
3.6  
1.9  
Inductive load switch-off energy dissipation, single pulse  
Vbb =12V, Tj,start =150°C5),  
150  
320  
800  
mJ  
IL = 1.9 A, ZL = 66mH, 0Ω  
IL = 2.8 A, ZL = 66mH, 0Ω  
IL = 4.4 A, ZL = 66mH, 0Ω  
see diagrams on page 9  
one channel: EAS  
two parallel channels:  
four parallel channels:  
Electrostatic discharge capability (ESD)  
(Human Body Model)  
VESD  
1.0  
kV  
Input voltage (DC)  
VIN  
IIN  
IST  
-10 ... +16  
±2.0  
V
mA  
Current through input pin (DC)  
Current through status pin (DC)  
see internal circuit diagram page 8  
±5.0  
Thermal resistance  
junction - soldering point5),6)  
each channel: Rthjs  
16 K/W  
junction - ambient5)  
one channel active: Rthja  
all channels active:  
44  
35  
2)  
Supply voltages higher than Vbb(AZ) require an external current limit for the GND and status pins, e.g. with a  
150 resistor in the GND connection and a 15 kresistor in series with the status pin. A resistor for input  
protection is integrated.  
3)  
4)  
5)  
R = internal resistance of the load dump test pulse generator  
I
VLoad dump is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839  
Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm2 (one layer, 70µm thick) copper area for V  
connection. PCB is vertical without blown air. See page 14  
bb  
6)  
Soldering point: upper side of solder edge of device pin 15. See page 14  
Semiconductor Group  
3
 复制成功!