欢迎访问ic37.com |
会员登录 免费注册
发布采购

9DB102BGLFT 参数 Datasheet PDF下载

9DB102BGLFT图片预览
型号: 9DB102BGLFT
PDF下载: 下载PDF文件 查看货源
内容描述: 两个输出差分缓冲器,用于PCIe一代和第二代 [Two Output Differential Buffer for PCIe Gen1 & Gen2]
分类和应用: 时钟驱动器逻辑集成电路光电二极管PC
文件页数/大小: 13 页 / 186 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号9DB102BGLFT的Datasheet PDF文件第1页浏览型号9DB102BGLFT的Datasheet PDF文件第2页浏览型号9DB102BGLFT的Datasheet PDF文件第3页浏览型号9DB102BGLFT的Datasheet PDF文件第5页浏览型号9DB102BGLFT的Datasheet PDF文件第6页浏览型号9DB102BGLFT的Datasheet PDF文件第7页浏览型号9DB102BGLFT的Datasheet PDF文件第8页浏览型号9DB102BGLFT的Datasheet PDF文件第9页  
ICS9DB102  
Two Output Differential Buffer for PCIe Gen1 & Gen2  
Electrical Characteristics - PCIEX 0.7V Current Mode Differential Pair  
TA = Tambient; VDD = 3.3 V +/-5%; CL =2pF, RS=33.2 , RP=49.9 , IREF = 475  
PARAMETER  
Current Source Output  
Impedance  
SYMBOL  
Zo  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS NOTES  
VO = Vx  
3000  
1
Voltage High  
VHigh  
VLow  
Vovs  
Vuds  
Statistical measurement on  
single ended signal using  
660  
850  
150  
1,3  
1,3  
1,3  
1,3  
mV  
mV  
mV  
mV  
Voltage Low  
-150  
Max Voltage  
Measurement on single ended  
signal using absolute value.  
1150  
Min Voltage  
-300  
250  
Crossing Voltage (abs) Vcross(abs)  
Crossing Voltage (var) d-Vcross  
350  
12  
550  
140  
1,3  
1,3  
Variation of crossing over all  
edges  
Long Accuracy  
Average period  
ppm  
see Tperiod min-max values  
100.00MHz nominal  
0
ppm  
ns  
1,2  
2
9.9970  
9.9970  
9.8720  
175  
10.0030  
10.0533  
Tperiod  
100.00MHz spread  
ns  
2
Absolute min period  
Rise Time  
Tabsmin  
100.00MHz nominal/spread  
VOL = 0.175V, VOH = 0.525V  
ns  
1,2  
1
tr  
tf  
700  
700  
125  
125  
150  
4.2  
ps  
Fall Time  
VOH = 0.525V VOL = 0.175V  
175  
ps  
ps  
ps  
ps  
ns  
1
1
1
1
1
Rise Time Variation  
Fall Time Variation  
d-tr  
d-tf  
tpd  
30  
30  
PLL Mode.  
0
Input to Output Delay  
tpdbyp  
Bypass mode  
Measurement from differential  
wavefrom  
3.7  
Duty Cycle  
dt3  
45  
55  
25  
%
1
1
Output-to-Output Skew  
tsk3  
VT = 50%  
ps  
PLL mode. Measurement from  
differential wavefrom  
tjcyc-cyc  
35  
30  
ps  
ps  
1
1
Jitter, Cycle to cycle  
tjcyc-cycbyp  
Additve Jitter in Bypass Mode  
1Guaranteed by design, not 100% tested in production.  
2 The 9DB102 does not add a ppm error to the input clock  
.
3IREF = VDD/(3xRR). For RR = 475 (1%), IREF = 2.32mA. IOH = 6 x IREF and VOH = 0.7V @ ZO=50 .  
IDT® Two Output Differential Buffer for PCIe Gen1 & Gen2  
852 REV K 04/01/10  
4