欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM3229P2815 参数 Datasheet PDF下载

IBM3229P2815图片预览
型号: IBM3229P2815
PDF下载: 下载PDF文件 查看货源
内容描述: [Packet Routing Switch, CMOS, PBGA624, 33 X 33 MM, BGA-624]
分类和应用: 电信电信集成电路
文件页数/大小: 199 页 / 1779 K
品牌: IBM [ IBM ]
 浏览型号IBM3229P2815的Datasheet PDF文件第3页浏览型号IBM3229P2815的Datasheet PDF文件第4页浏览型号IBM3229P2815的Datasheet PDF文件第5页浏览型号IBM3229P2815的Datasheet PDF文件第6页浏览型号IBM3229P2815的Datasheet PDF文件第8页浏览型号IBM3229P2815的Datasheet PDF文件第9页浏览型号IBM3229P2815的Datasheet PDF文件第10页浏览型号IBM3229P2815的Datasheet PDF文件第11页  
IBM PowerPRS Q-64G  
Preliminary  
Packet Routing Switch  
6. Reset, Initialization, and Operation ....................................................................... 155  
6.1 Reset Sequence .......................................................................................................................... 155  
6.2 Speed-Expansion Bus Initialization .......................................................................................... 155  
6.2.1 Synchronizing the Speed-Expansion Bus Links .................................................................. 156  
6.2.2 Setting the Speed-Expansion Bus Data Latency ................................................................. 156  
6.2.2.1 The Source of Data Latency ......................................................................................... 156  
6.2.2.2 Setting Data Latency .................................................................................................... 157  
6.3 Port Initialization and Operation ................................................................................................ 159  
6.3.1 Initializing Unilink Ports ........................................................................................................ 159  
6.3.2 Deactivating Unilink Ports .................................................................................................... 160  
6.4 Logic BIST Execution Sequence ............................................................................................... 160  
6.5 Memory BIST Execution Sequence ........................................................................................... 161  
7. I/O Definitions and I/O Timing ................................................................................ 163  
7.1 I/O Definitions .............................................................................................................................. 163  
7.2 I/O Timing ..................................................................................................................................... 166  
7.2.1 Unilink Signals ..................................................................................................................... 166  
7.2.2 SHI Signals .......................................................................................................................... 166  
7.2.3 SyncIn/SyncOut Signals ...................................................................................................... 167  
8. Data and Flow Control Latencies .......................................................................... 169  
8.1 Data Packet Transmission ......................................................................................................... 169  
8.2 Send Grant Off to Egress Idle Packet ....................................................................................... 169  
8.3 Ingress Data Packet Received to Output Queue Grant Off ..................................................... 170  
8.4 Ingress Data Packet Received to Memory Grant Off ............................................................... 171  
8.5 Ingress Data Packet Received to Multicast Grant Off ............................................................. 171  
9. Pin Information ........................................................................................................ 173  
10. Electrical Characteristics ..................................................................................... 185  
10.1 General Information .................................................................................................................. 185  
10.2 Internal PLL AVDD and AGND Pins ......................................................................................... 187  
10.3 InfiniBand Compatibility ........................................................................................................... 188  
11. Mechanical Information ........................................................................................ 189  
12. Glossary ................................................................................................................. 191  
13. Related Documents .............................................................................................. 197  
Revision Log ............................................................................................................... 199  
prsq-64g.01TOC.fm  
December 20, 2001  
Contents  
Page 7 of 199  
 复制成功!