欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11N1645LB-70J 参数 Datasheet PDF下载

IBM11N1645LB-70J图片预览
型号: IBM11N1645LB-70J
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM Module, 1MX64, 70ns, CMOS, PDMA168]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 31 页 / 348 K
品牌: IBM [ IBM ]
 浏览型号IBM11N1645LB-70J的Datasheet PDF文件第2页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第3页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第4页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第5页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第6页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第7页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第8页浏览型号IBM11N1645LB-70J的Datasheet PDF文件第9页  
IBM11N1645L1M x 64 E12/12, 3.3V, AuMMDL24DSU-001020633. IBM11N1735Q1M x 72 E12/12, 3.3V, AuMMDL24DSU-001020633.
IBM11N1645L
IBM11N1735Q
1M x 64/72 DRAM Module
Features
• 168 Pin JEDEC Standard, Unbuffered 8 Byte
Dual In-line Memory Module
• 1Mx64, 1Mx72 Extended Data Out Page Mode
DIMM
S
• Performance:
-60
t
RAC
t
CAC
t
AA
t
RC
t
HPC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
EDO Mode Cycle Time
60ns
15ns
30ns
25ns
-6R
60ns
17ns
30ns
25ns
-70
70ns
20ns
35ns
30ns
• System Performance Benefits:
-Non buffered for increased performance
-Reduced noise (35 V
SS
/V
CC
pins)
-Byte write, byte read accesses
-Serial PDs
• Extended Data Out (EDO) Mode, Read-Modify-
Write Cycles
• Refresh Modes: RAS-Only, CBR and Hidden
Refresh
• 1024 refresh cycles distributed across 16ms
• 10/10 addressing (Row/Column)
• Card Sizes:
-5.25” x 1.0” x 0.102” (TSOP)
-5.25” x 1.25” x 0.202” (SOJ)
• DRAMS in TSOP
OR
SOJ Packages
104ns 104ns 124ns
• All inputs and outputs are LVTTL (3.3V) com-
patible
• Single 3.3V
±
0.3V Power Supply
• Au contacts
• Optimized for byte-write, non-parity, or ECC
applications.
Description
IBM11N1645L/IBM11N1735Q industry standard
168-pin 8-byte Dual In-line Memory Modules
(DIMMs) which are organized as 1Mx64 and 1Mx72
high speed memory arrays designed with EDO
DRAMs for non-parity or ECC applications. The x64
DIMM uses 4 1Mx16 EDO DRAMs (TSOP or SOJ)
and the x72 DIMM uses 4 1Mx16 plus 2 1Mx4 EDO
DRAMs (all in SOJ packages). The use of EDO
DRAMs allows for a reduction in Page Mode Cycle
time from 40ns (Fast Page) to 25ns for 60ns DRAM
modules.
The DIMMs use serial presence detects imple-
mented via a serial EEPROM using the two pin I
2
C
protocol. This communication protocol uses Clock
(SCL) and Data I/O (SDA) lines to synchronously
clock data between the master (system logic) and
the slave EEPROM device (DIMM). The EEPROM
device address pins (SA0-2) are brought out to the
DIMM tabs to allow 8 unique DIMM/EEPROM
addresses. The first 128 bytes are utilized by the
DIMM manufacturer and the second 128 bytes of
serial PD data are available to the customer.
All IBM 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 5.25” long space-saving
footprint. Related products include the unbuffered
X72 ECC DIMMs and the buffered DIMMs (x64, x72
parity and x72 ECC Optmized) for applications
which can benefit from the on-card buffers.
Card Outline (TSOP version shown)
(Front)
(Back)
1
85
10 11
94 95
40 41
124 125
84
168
50H8035
SA14-4630-02
Revised 5/96
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 33