欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0316809CT3-11 参数 Datasheet PDF下载

IBM0316809CT3-11图片预览
型号: IBM0316809CT3-11
PDF下载: 下载PDF文件 查看货源
内容描述: [Synchronous DRAM, 2MX8, 10ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, TSOP2-44]
分类和应用: 时钟动态存储器光电二极管内存集成电路
文件页数/大小: 100 页 / 1216 K
品牌: IBM [ IBM ]
 浏览型号IBM0316809CT3-11的Datasheet PDF文件第32页浏览型号IBM0316809CT3-11的Datasheet PDF文件第33页浏览型号IBM0316809CT3-11的Datasheet PDF文件第34页浏览型号IBM0316809CT3-11的Datasheet PDF文件第35页浏览型号IBM0316809CT3-11的Datasheet PDF文件第37页浏览型号IBM0316809CT3-11的Datasheet PDF文件第38页浏览型号IBM0316809CT3-11的Datasheet PDF文件第39页浏览型号IBM0316809CT3-11的Datasheet PDF文件第40页  
IBM0316809C IBM0316409C  
IBM0316169C  
16Mbit Synchronous DRAM  
Common Parameters  
-10  
-11  
-12  
-13  
Symbol  
Parameter  
Units  
Notes  
Min. Max. Min. Max. Min. Max. Min. Max.  
tCS  
tCH  
Command Setup Time  
3
1
3
1
3.5  
1.5  
3.5  
1.5  
36  
3.5  
1.5  
3.5  
1.5  
39  
ns  
ns  
Command Hold Time  
tAS  
Address and Bank Select Set-up Time  
Address and Bank Select Hold Time  
RAS to CAS Delay  
3
3
ns  
tAH  
1
1
ns  
tRCD  
tRC  
tRAS  
tRP  
tRRD  
tCCD  
30  
33  
ns  
Bank Cycle Time  
80 120000 88 120000 96 120000 104 120000  
50 120000 55 120000 60 120000 65 120000  
ns  
Active Command Period  
Precharge Time  
ns  
30  
30  
1
33  
33  
1
36  
36  
1
39  
39  
1
ns  
Bank to Bank Delay Time  
CAS to CAS Delay Time (Same Bank)  
ns  
CLK  
Refresh Cycle  
-10  
-11  
-12  
-13  
Symbol  
Parameter  
Units  
Notes  
Min. Max. Min. Max. Min. Max. Min. Max.  
2CLK  
+tRC  
2CLK  
+tRC  
2CLK  
+tRC  
2CLK  
+tRC  
tSREX  
tREF  
1. 4096 cycles.  
Self Refresh Exit Time  
ns  
3
Refresh Period  
64  
64  
64  
64  
ms  
1, 2  
2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake-  
up” the device.  
3. Self Refresh Exit is a synchronous operation and begins on the 2nd positve clock edge after CKE returns high. Self Refresh Exit is  
not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.  
Read Cycle  
-10  
-11  
-12  
-13  
Symbol  
Parameter  
Units  
Notes  
Min. Max. Min. Max. Min. Max. Min. Max.  
tOH3  
tOH2  
tOH1  
tLZ  
Data Out Hold Time, CAS Latency = 3  
Data Out Hold Time, CAS Latency = 2  
Data Out Hold Time, CAS Latency = 1  
Data Out to Low Impedance Time  
4
4
8
4
4
8
4
4
8
4
4
8
ns  
ns  
4
4
4
4
ns  
0
0
0
0
ns  
tHZ3  
tHZ2  
tHZ1  
tDQZ  
Data Out to High Impedance Time, CL= 3  
Data Out to High Impedance Time, CL= 2  
Data Out to High Impedance Time, CL= 1  
DQM Data Out Disable Latency  
2
2
2
2
ns  
1
1
1
10  
10  
10  
10  
10  
10  
10  
10  
ns  
ns  
CLK  
1. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.  
©IBM Corporation, 1996. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
07H3997  
SA14-4711-02  
Revised 05/96  
Page 36 of 100  
 复制成功!