欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6473434F16 参数 Datasheet PDF下载

HD6473434F16图片预览
型号: HD6473434F16
PDF下载: 下载PDF文件 查看货源
内容描述: 12伏不能应用于S -掩模模型(单电源规格) ,因为这可能会永久损坏设备。 [12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.]
分类和应用: 外围集成电路微控制器可编程只读存储器时钟
文件页数/大小: 752 页 / 2557 K
品牌: HITACHI [ HITACHI SEMICONDUCTOR ]
 浏览型号HD6473434F16的Datasheet PDF文件第14页浏览型号HD6473434F16的Datasheet PDF文件第15页浏览型号HD6473434F16的Datasheet PDF文件第16页浏览型号HD6473434F16的Datasheet PDF文件第17页浏览型号HD6473434F16的Datasheet PDF文件第19页浏览型号HD6473434F16的Datasheet PDF文件第20页浏览型号HD6473434F16的Datasheet PDF文件第21页浏览型号HD6473434F16的Datasheet PDF文件第22页  
Section 7 I/O Ports............................................................................................................. 101  
7.1 Overview............................................................................................................................ 101  
7.2 Port 1.................................................................................................................................. 104  
7.2.1 Overview............................................................................................................... 104  
7.2.2 Register Configuration and Descriptions.............................................................. 105  
7.2.3 Pin Functions in Each Mode................................................................................. 107  
7.2.4 Input Pull-Up Transistors...................................................................................... 109  
7.3 Port 2.................................................................................................................................. 110  
7.3.1 Overview............................................................................................................... 110  
7.3.2 Register Configuration and Descriptions.............................................................. 111  
7.3.3 Pin Functions in Each Mode................................................................................. 113  
7.3.4 Input Pull-Up Transistors...................................................................................... 115  
7.4 Port 3.................................................................................................................................. 116  
7.4.1 Overview............................................................................................................... 116  
7.4.2 Register Configuration and Descriptions.............................................................. 117  
7.4.3 Pin Functions in Each Mode................................................................................. 119  
7.4.4 Input Pull-Up Transistors...................................................................................... 120  
7.5 Port 4.................................................................................................................................. 121  
7.5.1 Overview............................................................................................................... 121  
7.5.2 Register Configuration and Descriptions.............................................................. 122  
7.5.3 Pin Functions ........................................................................................................ 124  
7.6 Port 5.................................................................................................................................. 126  
7.6.1 Overview............................................................................................................... 126  
7.6.2 Register Configuration and Descriptions.............................................................. 126  
7.6.3 Pin Functions ........................................................................................................ 128  
7.7 Port 6.................................................................................................................................. 129  
7.7.1 Overview............................................................................................................... 129  
7.7.2 Register Configuration and Descriptions.............................................................. 129  
7.7.3 Pin Functions ........................................................................................................ 132  
7.7.4 Input Pull-Up Transistors...................................................................................... 134  
7.8 Port 7.................................................................................................................................. 135  
7.8.1 Overview............................................................................................................... 135  
7.8.2 Register Configuration and Descriptions.............................................................. 135  
7.9 Port 8.................................................................................................................................. 136  
7.9.1 Overview............................................................................................................... 136  
7.9.2 Register Configuration and Descriptions.............................................................. 137  
7.9.3 Pin Functions ........................................................................................................ 139  
7.10 Port 9.................................................................................................................................. 141  
7.10.1 Overview............................................................................................................... 141  
7.10.2 Register Configuration and Descriptions.............................................................. 142  
7.10.3 Pin Functions ........................................................................................................ 144  
7.11 Port A ................................................................................................................................. 146  
7.11.1 Overview............................................................................................................... 146  
iii  
 复制成功!