MB90560/565 Series
• Block diagram of 8/16-bit PPG timer
PC02 PC01 PC00 POS0 OEN0 SST0 POE0
PIE0
PUF0
To interrupt
#14 (0EH) *
φ
Operation
control
Selector
Divider
GATE0/1
PCNT0
(Down counter)
To PPG0, 2, 4
Selector
Reload
Selector
ch1, 3, 5 borrow
L/H selector
PRLL0/2/4
PRLH0/2/4
PRLBH0/2/4
PC12 PC11 PC10 POS1 OEN1 SST1 POE1 PUF1 PIE1
To interrupt
#16 (10H) *
ch0, 2, 4 borrow
Selector
φ
Operation
control
Divider
GATE1
PCNT1
To PPG1, 3, 5
Selector
Reload
Selector
(Down counter)
L/H selector
PRLL1/3/5
PRLH1/3/5
PRLBH1/3/5
* : Interrupt number
φ : Machine clock frequency
41
FUJITSU [ FUJITSU ]
