MB90560/565 Series
• Block diagram
To watchdog timer
To PPG timer
Timebase timer/counter
HCLK
divided into 2
× 21 × 22 × 23
× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218
OF
OF
OF
OF
To oscillation stabilization
delay time selector
in clock controller
Reset*1
Clear stop mode, etc.*2
Switch clock mode*3
Counter
clear circuit
Interval
timer selector
TBOF clear
TBOF set
Timebase timer control register
(TBTC)
TBIE TBOF TBR TBC1 TBC0
Timebase timer interrupt signal
OF : Overflow
HCLK : Oscillation clock frequency
*1
*2
*3
: Power-on reset, watchdog reset
: Recovery from stop mode and timebase timer mode
: Main → PLL clock
The actual interrupt request number for the timebase timer is :
Interrupt request number : #36 (24H)
33
FUJITSU [ FUJITSU ]
