MB90560/565 Series
• Block diagram for port 2, 3, 4, and 6 pins
Resource input
PDRx read
Input
Port data
register
(PDRx)
buffer
Input/output
selection circuit
Output
buffer
Port
pin
PDRx
write
Port direction
register
Standby control (LPMCR : SPL = "1")
(DDRx)
Resource output control signal
Resource output
• Block diagram for port 5 pins
Analog input
enable register
(ADER)
Analog converter
analog input signal
PDR5 read
Input
Port data
register
(PDR5)
buffer
Input/output
selection circuit
Output
buffer
Port 5
pin
PDR5
write
Port direction
register
(DDR5)
Standby control (LPMCR : SPL = "1")
Notes : • When using as an input port, set the corresponding bit in the port 5 direction register (DDR5) to “0” and
set the corresponding bit in the analog input enable register (ADER) to “0”.
• When using as an analog input pin, set the corresponding bit in the port 5 direction register (DDR5) to “0”
and set the corresponding bit in the analog input enable register (ADER) to “1”.
31
FUJITSU [ FUJITSU ]
