MB90560/565 Series
2. Timebase Timer
• The timebase timer is an 18-bit freerun timer (timebase timer/counter) that counts up synchronized with the
main clock (oscillation clock : HCLK divided into 2) .
• The timer can generate interrupt requests at a specified interval, with four different interval time settings
available.
• The timer supplies the operating clock for peripheral functions including the oscillation stabilization delay timer
and watchdog timer.
• Timebase timer interval settings
Internal Count Clock Period
Interval Time
212/HCLK (approx. 1.024 ms)
214/HCLK (approx. 4.096 ms)
216/HCLK (approx. 16.384 ms)
2/HCLK (0.5 µs)
219/HCLK (approx. 131.072 ms)
Notes : • HCLK : Oscillation clock frequency
• The values enclosed in ( ) indicate the times for a clock frequency of 4 MHz.
• Period of clocks supplied from timebase timer
Peripheral Function
Clock Period
210/HCLK (approx. 0.256 ms)
213/HCLK (approx. 2.048 ms)
215/HCLK (approx. 8.192 ms)
217/HCLK (approx. 32.768 ms)
212/HCLK (approx. 1.024 ms)
214/HCLK (approx. 4.096 ms)
216/HCLK (approx. 16.384 ms)
Oscillation stabilization delay for
the main clock
Watchdog timer
219/HCLK (approx. 131.072 ms)
Notes : • HCLK : Oscillation clock frequency
• The values enclosed in ( ) indicate the times for a clock frequency of 4 MHz.
32
FUJITSU [ FUJITSU ]
