Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.1
Clearance No.: FTDI# 318
5.2.3 HCCPARAMS register (address = 08h)
This is multiple mode control (time base bit functionality) and addressing capability.
Bit
Name
Reserved
ASPC
Type
RO
Default value
29’h0
Description
[31:3]
2
-
Asynchronous Schedule Park Capability
RO
1’b1
The host controller supports the park feature for
high-speed queue heads in the Asynchronous
Schedule. This feature can be disabled or
enabled and set to a specific level by using the
Asynchronous Schedule Park Mode Enable and
Asynchronous Schedule Park Mode Count fields
in the USBCMD register.
Programmable Frame List Flag
1
0
PFLF
RO
RO
1’b1
1’b0
When this bit is set to 1b, the system software
can specify and use a smaller frame list and
configure the host controller via Frame List Size
field of the USBCMD register. This requirement
ensures that the frame list is always physically
contiguous.
Reserved
-
Table 5-4 Capability parameter register
5.2.4 USBCMD register (address = 10h)
The command register indicates the command to be executed by the serial bus host controller. Writing to
the register causes a command to be executed.
Bit
Name
Type
RO
Default value
8’h0
Description
[31:24]
[23:16]
Reserved
INT_THRC
-
Interrupt Threshold Control
R/W
8’h08
This field is used by the system software to
select the maximum rate at which the host
controller will issue the interrupts. The only
valid values are described as below:
Value Max Interrupt Interval for the high-speed
00h Reserved
01h No limited interval
02h
04h
08h
10h
20h
40h
2 micro-frames
4 micro-frames
8 micro-frames (Default, equals to 1 ms)
16 micro-frames (2 ms)
32 micro-frames (4 ms)
64 micro-frames (8 ms)
Copyright © 2012 Future Technology Devices International Limited
22
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
