欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS_FT313H 参数 Datasheet PDF下载

DS_FT313H图片预览
型号: DS_FT313H
PDF下载: 下载PDF文件 查看货源
内容描述: 该FT313H是一个高速通用串行总线( USB )主机控制器,通用串行总线规范2.0版兼容,并支持高达480M bit / s的数据传输速度。 [The FT313H is a Hi-Speed Universal Serial Bus (USB) Host Controller compatible with Universal Serial Bus Specification Rev 2.0 and supports data transfer speeds of up to 480M bit/s.]
分类和应用: 数据传输控制器
文件页数/大小: 64 页 / 1588 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号DS_FT313H的Datasheet PDF文件第16页浏览型号DS_FT313H的Datasheet PDF文件第17页浏览型号DS_FT313H的Datasheet PDF文件第18页浏览型号DS_FT313H的Datasheet PDF文件第19页浏览型号DS_FT313H的Datasheet PDF文件第21页浏览型号DS_FT313H的Datasheet PDF文件第22页浏览型号DS_FT313H的Datasheet PDF文件第23页浏览型号DS_FT313H的Datasheet PDF文件第24页  
Document No.: FT_000589  
FT313H USB2.0 HS Host Controller Datasheet Version 1.1  
Clearance No.: FTDI# 318  
5 Host controller specific registers  
5.1 Overview of registers  
Table 5.1 shows the definitions of the FT313H host controller specific registers.  
Address  
Register  
Reset value  
Description  
EHCI operational register  
00h  
04h  
08h  
10h  
14h  
18h  
1Ch  
24h  
28h  
30h  
HCCAPLENGTH  
HCSPARAMS  
HCCPARAMS  
USBCMD  
0100 0010h  
0000 0001h  
0000 0006h  
0008 0B00h  
0000 1000h  
0000 0000h  
0000 0000h  
0000 0000h  
0000 0000h  
0000 0000h  
Capability register  
Structural parameter register  
Capability parameter register  
USB command register  
USBSTS  
USB status register  
USBINTR  
USB interrupt enable register  
Frame index register  
FRINDEX  
PERIODICLISTADDR  
ASYNCLISTADDR  
POSTSC  
Periodic frame list base address register  
Current asynchronous list address register  
Port status and control register  
Configuration register  
34h  
EOFTIME  
0000 0041h  
EOF time and asynchronous schedule sleep timer  
register  
80h  
84h  
88h  
8Ch  
90h  
92h  
94h  
96h  
98h  
9Ah  
9Ch  
CHIPID  
0313 0001h  
0000 0000h  
0000 001Fh  
0000 0000h  
0000h  
Chip ID register  
HWMODE  
HW mode control register  
Edge interrupt control register  
SW reset register  
EDGEINTC  
SWRESET  
MEMADDR  
DATAPORT  
DATASESSION  
CONFIG  
Memory address register  
Data port register  
0000h  
0000h  
Data session length register  
Configuration register  
Auxiliary memory address register  
Auxiliary data port register  
Sleep timer register  
1FA0h  
AUX_MEMADDR  
AUX_DATAPORT  
SLEEPTIMER  
0000h  
0000h  
0400h  
Interrupt register  
A0h HCINTSTS  
0000h  
Host controller interrupt status register  
Copyright © 2012 Future Technology Devices International Limited  
20  
 复制成功!