Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.1
Clearance No.: FTDI# 318
5 Host controller specific registers
5.1 Overview of registers
Table 5.1 shows the definitions of the FT313H host controller specific registers.
Address
Register
Reset value
Description
EHCI operational register
00h
04h
08h
10h
14h
18h
1Ch
24h
28h
30h
HCCAPLENGTH
HCSPARAMS
HCCPARAMS
USBCMD
0100 0010h
0000 0001h
0000 0006h
0008 0B00h
0000 1000h
0000 0000h
0000 0000h
0000 0000h
0000 0000h
0000 0000h
Capability register
Structural parameter register
Capability parameter register
USB command register
USBSTS
USB status register
USBINTR
USB interrupt enable register
Frame index register
FRINDEX
PERIODICLISTADDR
ASYNCLISTADDR
POSTSC
Periodic frame list base address register
Current asynchronous list address register
Port status and control register
Configuration register
34h
EOFTIME
0000 0041h
EOF time and asynchronous schedule sleep timer
register
80h
84h
88h
8Ch
90h
92h
94h
96h
98h
9Ah
9Ch
CHIPID
0313 0001h
0000 0000h
0000 001Fh
0000 0000h
0000h
Chip ID register
HWMODE
HW mode control register
Edge interrupt control register
SW reset register
EDGEINTC
SWRESET
MEMADDR
DATAPORT
DATASESSION
CONFIG
Memory address register
Data port register
0000h
0000h
Data session length register
Configuration register
Auxiliary memory address register
Auxiliary data port register
Sleep timer register
1FA0h
AUX_MEMADDR
AUX_DATAPORT
SLEEPTIMER
0000h
0000h
0400h
Interrupt register
A0h HCINTSTS
0000h
Host controller interrupt status register
Copyright © 2012 Future Technology Devices International Limited
20