欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第64页浏览型号MPC8543EVUAQG的Datasheet PDF文件第65页浏览型号MPC8543EVUAQG的Datasheet PDF文件第66页浏览型号MPC8543EVUAQG的Datasheet PDF文件第67页浏览型号MPC8543EVUAQG的Datasheet PDF文件第69页浏览型号MPC8543EVUAQG的Datasheet PDF文件第70页浏览型号MPC8543EVUAQG的Datasheet PDF文件第71页浏览型号MPC8543EVUAQG的Datasheet PDF文件第72页  
PCI Express  
15.2.4 AC Requirements for SerDes Reference Clocks  
The clock driver selected should provide a high quality reference clock with low phase noise and  
cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and  
is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise  
occurs in the 1–15-MHz range. The source impedance of the clock driver should be 50 Ω to match the  
transmission line and reduce reflections which are a source of noise to the system.  
The detailed AC requirements of the SerDes reference clocks is defined by each interface protocol based  
on application usage. Refer to the following sections for detailed information:  
Section 16.2, “AC Requirements for PCI Express SerDes Clocks”  
Section 17.2, “AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK”  
15.2.4.1 Spread Spectrum Clock  
SD_REF_CLK/SD_REF_CLK are designed to work with a spread spectrum clock (+0% to –0.5%  
spreading at 30–33 kHz rate is allowed), assuming both ends have same reference clock. For better results,  
a source without significant unintended modulation should be used.  
15.3 SerDes Transmitter and Receiver Reference Circuits  
Figure 47 shows the reference circuits for SerDes data lane’s transmitter and receiver.  
SD_TXn  
SD_RXn  
50 Ω  
50 Ω  
50 Ω  
50 Ω  
Receiver  
Transmitter  
SD_TXn  
SD_RXn  
Figure 47. SerDes Transmitter and Receiver Reference Circuits  
The DC and AC specification of SerDes data lanes are defined in each interface protocol section below  
(PCI Express, Serial Rapid IO, or SGMII) in this document based on the application usage:  
Section 16, “PCI Express”  
Section 17, “Serial RapidIO”  
Note that external an AC coupling capacitor is required for the above three serial transmission protocols  
with the capacitor value defined in the specification of each protocol section.  
16 PCI Express  
This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8548E.  
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6  
68  
Freescale Semiconductor  
 复制成功!