欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第47页浏览型号MPC8543EVUAQG的Datasheet PDF文件第48页浏览型号MPC8543EVUAQG的Datasheet PDF文件第49页浏览型号MPC8543EVUAQG的Datasheet PDF文件第50页浏览型号MPC8543EVUAQG的Datasheet PDF文件第52页浏览型号MPC8543EVUAQG的Datasheet PDF文件第53页浏览型号MPC8543EVUAQG的Datasheet PDF文件第54页浏览型号MPC8543EVUAQG的Datasheet PDF文件第55页  
Programmable Interrupt Controller
Internal Launch/Capture Clock
T1
T2
T3
T4
LCLK
t
LBKLOV1
GPCM Mode Output Signals:
LCS[0:7]/LWE
t
LBKLOX1
t
LBKLOZ1
GPCM Mode Input Signal:
LGTA
t
LBIVKL2
t
LBIXKL2
UPM Mode Input Signal:
LUPWAIT
t
LBIVKH1
Input Signals:
LAD[0:31]/LDP[0:3]
t
LBIXKH1
UPM Mode Output Signals:
LCS[0:7]/LBS[0:3]/LGPL[0:5]
Figure 28. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)
11 Programmable Interrupt Controller
In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed
polarity), it must remain the assertion for at least 3 system clocks (SYSCLK periods).
12 JTAG
This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of
the MPC8548E.
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
51