欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8543EVUAQG 参数 Datasheet PDF下载

MPC8543EVUAQG图片预览
型号: MPC8543EVUAQG
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™III集成处理器硬件规格 [PowerQUICC™ III Integrated Processor Hardware Specifications]
分类和应用:
文件页数/大小: 144 页 / 1534 K
品牌: FREESCALE [ Freescale ]
 浏览型号MPC8543EVUAQG的Datasheet PDF文件第15页浏览型号MPC8543EVUAQG的Datasheet PDF文件第16页浏览型号MPC8543EVUAQG的Datasheet PDF文件第17页浏览型号MPC8543EVUAQG的Datasheet PDF文件第18页浏览型号MPC8543EVUAQG的Datasheet PDF文件第20页浏览型号MPC8543EVUAQG的Datasheet PDF文件第21页浏览型号MPC8543EVUAQG的Datasheet PDF文件第22页浏览型号MPC8543EVUAQG的Datasheet PDF文件第23页  
DDR and DDR2 SDRAM  
6 DDR and DDR2 SDRAM  
This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the  
MPC8548E. Note that GV (typ) = 2.5 V for DDR SDRAM, and GV (typ) = 1.8 V for DDR2  
DD  
DD  
SDRAM.  
6.1  
DDR SDRAM DC Electrical Characteristics  
Table 11 provides the recommended operating conditions for the DDR2 SDRAM controller of the  
MPC8548E when GV (typ) = 1.8 V.  
DD  
Table 11. DDR2 SDRAM DC Electrical Characteristics for GV (typ) = 1.8 V  
DD  
Max  
Parameter/Condition  
I/O supply voltage  
Symbol  
Min  
Unit  
Notes  
GV  
MV  
1.71  
1.89  
V
V
1
2
DD  
I/O reference voltage  
I/O termination voltage  
Input high voltage  
0.49 × GV  
0.51 × GV  
DD  
REF  
TT  
DD  
V
MV  
– 0.04  
MV  
+ 0.04  
REF  
V
3
REF  
REF  
V
MV  
+ 0.125  
GV + 0.3  
V
4
IH  
DD  
Input low voltage  
V
I
–0.3  
MV  
– 0.125  
REF  
V
IL  
Output leakage current  
–50  
–13.4  
13.4  
50  
μA  
mA  
mA  
OZ  
OH  
Output high current (V  
= 1.420 V)  
I
OUT  
Output low current (V  
= 0.280 V)  
I
OL  
OUT  
Notes:  
1. GV is expected to be within 50 mV of the DRAM V at all times.  
DD  
DD  
2. MV  
is expected to be equal to 0.5 × GV , and to track GV DC variations as measured at the receiver. Peak-to-peak  
REF  
DD DD  
may not exceed ±2% of the DC value.  
noise on MV  
REF  
3. V is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be  
TT  
equal to MV  
. This rail should track variations in the DC level of MV  
.
REF  
REF  
4. Output leakage is measured with all outputs disabled, 0 V VOUT GV  
.
DD  
Table 12 provides the DDR2 I/O capacitance when GV (typ) = 1.8 V.  
DD  
Table 12. DDR2 SDRAM Capacitance for GV (typ)=1.8 V  
DD  
Parameter/Condition  
Symbol  
Min  
Max  
Unit  
Notes  
Input/output capacitance: DQ, DQS, DQS  
Delta input/output capacitance: DQ, DQS, DQS  
Note:  
C
6
8
pF  
pF  
1
1
IO  
C
0.5  
DIO  
1. This parameter is sampled. GV = 1.8 V ± 0.090 V, f = 1 MHz, T = 25°C, V  
= GV /2, V  
(peak-to-peak) = 0.2 V.  
DD  
A
OUT  
DD  
OUT  
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6  
Freescale Semiconductor  
19  
 复制成功!